Home
last modified time | relevance | path

Searched refs:RCU_CTL_PLL1STB (Results 1 – 2 of 2) sorted by relevance

/bsp/gd32/risc-v/libraries/GD32VF103_Firmware_Library/GD32VF103_standard_peripheral/
A Dsystem_gd32vf103.c361 while((RCU_CTL & RCU_CTL_PLL1STB) == 0){ in system_clock_24m_hxtal()
432 while((RCU_CTL & RCU_CTL_PLL1STB) == 0){ in system_clock_36m_hxtal()
504 while((RCU_CTL & RCU_CTL_PLL1STB) == 0){ in system_clock_48m_hxtal()
578 while((RCU_CTL & RCU_CTL_PLL1STB) == 0){ in system_clock_56m_hxtal()
651 while((RCU_CTL & RCU_CTL_PLL1STB) == 0){ in system_clock_72m_hxtal()
722 while((RCU_CTL & RCU_CTL_PLL1STB) == 0){ in system_clock_96m_hxtal()
798 while(0U == (RCU_CTL & RCU_CTL_PLL1STB)){ in system_clock_108m_hxtal()
813 while(0U == (RCU_CTL & RCU_CTL_PLL1STB)){ in system_clock_108m_hxtal()
/bsp/gd32/risc-v/libraries/GD32VF103_Firmware_Library/GD32VF103_standard_peripheral/Include/
A Dgd32vf103_rcu.h74 #define RCU_CTL_PLL1STB BIT(27) /*!< PLL1 clock stabilization fla… macro

Completed in 9 milliseconds