Searched refs:RCU_PLL2_MUL20 (Results 1 – 2 of 2) sorted by relevance
808 …FG1 |= (RCU_PREDV0SRC_HXTAL | RCU_PREDV0_DIV2 | RCU_PREDV1_DIV2 | RCU_PLL1_MUL20 | RCU_PLL2_MUL20); in system_clock_108m_hxtal()
601 #define RCU_PLL2_MUL20 CFG1_PLL2MF(15) /*!< PLL2 source clock … macro
Completed in 8 milliseconds