Home
last modified time | relevance | path

Searched refs:RegValue (Results 1 – 11 of 11) sorted by relevance

/bsp/ft2004/libraries/bsp/ft_gmac/
A Dft_gmac_hw.c282 u32 RegValue; in FGmac_InitializeHw() local
454 u32 RegValue; in FGmac_TransmissionEnable() local
462 u32 RegValue; in FGmac_TransmissionDisable() local
470 u32 RegValue; in FGmac_ReceptionEnable() local
478 u32 RegValue; in FGmac_ReceptionDisable() local
486 u32 RegValue; in FGmac_FlushTransmitFIFO() local
494 u32 RegValue; in FGmac_DMATransmissionEnable() local
508 u32 RegValue; in FGmac_DMATransmissionDisable() local
522 u32 RegValue; in FGmac_DMAReceptionEnable() local
530 u32 RegValue; in FGmac_DMAReceptionDisable() local
[all …]
A Dft_gmac_intr.c64 u32 RegValue = 0; in FGmac_ErrorCheck() local
67 RegValue = Ft_in32(Gmac->Config.BaseAddress + DMA_STATUS_OFFSET); in FGmac_ErrorCheck()
70 …if (((RegValue & DMA_STATUS_TPS) == DMA_STATUS_TPS) && ((ErrIsr_RegValue & DMA_INTR_ENA_TSE) == DM… in FGmac_ErrorCheck()
75 …if (((RegValue & DMA_STATUS_TU) == DMA_STATUS_TU) && ((ErrIsr_RegValue & DMA_INTR_ENA_TUE) == DMA_… in FGmac_ErrorCheck()
95 …if (((RegValue & DMA_STATUS_RU) == DMA_STATUS_RU) && ((ErrIsr_RegValue & DMA_INTR_ENA_RUE) == DMA_… in FGmac_ErrorCheck()
132 u32 RegValue; in FGmac_IntrHandler() local
137 RegValue = Ft_in32(Gmac->Config.BaseAddress + DMA_STATUS_OFFSET); in FGmac_IntrHandler()
138 if ((RegValue)&DMA_STATUS_GLI) in FGmac_IntrHandler()
148 if ((RegValue & (DMA_STATUS_RI)) != 0) in FGmac_IntrHandler()
157 else if ((RegValue & DMA_STATUS_TI) == DMA_STATUS_TI) in FGmac_IntrHandler()
[all …]
A Dft_gmac_hw.h481 s32 FGmac_ReadPHYRegister(FGmac_Config_t *Config, u16 PHYReg, u32 *RegValue);
491 s32 Gmac_WritePHYRegister(FGmac_Config_t *Config, u16 PHYReg, u32 RegValue);
/bsp/ft2004/libraries/bsp/standlone/
A Dft_mux.c29 u32 RegValue; in Ft_setI2cMux() local
38 RegValue = Ft_in32(FT_PIN_DEMUX_BASE + FT_PIN_DEMUX_REG200_OFFSET); in Ft_setI2cMux()
39 RegValue |= (I2C1_SCL_PIN_REG200_BIT | I2C1_SDA_PIN_REG200_BIT); in Ft_setI2cMux()
40 Ft_out32(FT_PIN_DEMUX_BASE + FT_PIN_DEMUX_REG200_OFFSET, RegValue); in Ft_setI2cMux()
58 u32 RegValue; in Ft_setSpiMux() local
64 RegValue = Ft_in32(FT_PIN_DEMUX_BASE + FT_PIN_DEMUX_REG208_OFFSET); in Ft_setSpiMux()
66 RegValue |= SPI1_PORTA5_PIN_REG208_BIT; in Ft_setSpiMux()
67 Ft_out32(FT_PIN_DEMUX_BASE + FT_PIN_DEMUX_REG208_OFFSET, RegValue); in Ft_setSpiMux()
74 RegValue = Ft_in32(FT_PIN_DEMUX_BASE + FT_PIN_DEMUX_REG210_OFFSET); in Ft_setSpiMux()
75 RegValue |= SPI1_CSN0_PIN_REG210_BIT; in Ft_setSpiMux()
[all …]
/bsp/ft2004/libraries/bsp/ft_uart/
A Dft_uart_options.c41 u32 RegValue; in FUart_SetOptions() local
47 RegValue = FT_UART_ReadReg(UartPtr->Config.BaseAddress, OptionTable[Index].RegisterOffset); in FUart_SetOptions()
51 RegValue |= OptionTable[Index].Mask; in FUart_SetOptions()
55 RegValue &= ~OptionTable[Index].Mask; in FUart_SetOptions()
58 FT_UART_WriteReg(UartPtr->Config.BaseAddress, OptionTable[Index].RegisterOffset, RegValue); in FUart_SetOptions()
65 u32 RegValue; in FUart_SetSpecificOptions() local
75 RegValue = FT_UART_ReadReg(UartPtr->Config.BaseAddress, OptionTable[Index].RegisterOffset); in FUart_SetSpecificOptions()
78 RegValue |= OptionTable[Index].Mask; in FUart_SetSpecificOptions()
79 FT_UART_WriteReg(UartPtr->Config.BaseAddress, OptionTable[Index].RegisterOffset, RegValue); in FUart_SetSpecificOptions()
86 u32 RegValue; in FUart_ClearSpecificOptions() local
[all …]
A Dft_uart_intr.c73 u32 RegValue = 0; in FUart_InterruptHandler() local
77 RegValue = FT_UART_ReadReg(UartPtr->Config.BaseAddress, UARTIMSC_OFFSET); in FUart_InterruptHandler()
79 RegValue &= FT_UART_ReadReg(UartPtr->Config.BaseAddress, UARTMIS_OFFSET); in FUart_InterruptHandler()
81 if ((RegValue & ((u32)UARTMIS_RXMIS)) != (u32)0) in FUart_InterruptHandler()
87 if ((RegValue & ((u32)UARTMIS_TXMIS)) != (u32)0) in FUart_InterruptHandler()
90 FUart_sendDataHandler(UartPtr, RegValue); in FUart_InterruptHandler()
96 FUart_receiveErrorHandler(UartPtr, RegValue); in FUart_InterruptHandler()
99 if ((RegValue & ((u32)UARTMIS_RTMIS)) != (u32)0) in FUart_InterruptHandler()
112 RegValue); in FUart_InterruptHandler()
177 u32 RegValue; in FUart_sendDataHandler() local
[all …]
A Dft_uart.c37 u32 RegValue = 0; in FUart_CfgInitialize() local
68 FT_UART_WriteReg(UartPtr->Config.BaseAddress, UARTLCR_H_OFFSET, RegValue); in FUart_CfgInitialize()
71 RegValue = (1 << 3) | (1 << 0); in FUart_CfgInitialize()
72 FT_UART_WriteReg(UartPtr->Config.BaseAddress, UARTIFLS_OFFSET, RegValue); in FUart_CfgInitialize()
75 RegValue = 0; in FUart_CfgInitialize()
76 FT_UART_WriteReg(UartPtr->Config.BaseAddress, UARTIMSC_OFFSET, RegValue); in FUart_CfgInitialize()
90 u32 RegValue = 0; in FUart_Send() local
100 RegValue = FT_UART_ReadReg(UartPtr->Config.BaseAddress, UARTIMSC_OFFSET); in FUart_Send()
101 RegValue &= ~(UARTIMSC_TXIM); in FUart_Send()
151 u32 RegValue; in FUart_SendBuffer() local
[all …]
/bsp/wch/risc-v/Libraries/ch32_drivers/
A Ddrv_eth.c242 uint16_t RegValue = 0; in ETH_Init() local
259 RegValue = 0; in ETH_Init()
260 while( (RegValue&(PHY_Reset)) ) in ETH_Init()
272 RegValue = 0; in ETH_Init()
285 RegValue = 0; in ETH_Init()
311 if(RegValue & (1<<13)) in ETH_Init()
345 if(RegValue & (1<<13)) in ETH_Init()
367 if( RegValue & 0x0008 ) in ETH_Init()
379 if(( RegValue & 0x0030 ) == 0x0000) in ETH_Init()
386 else if(( RegValue & 0x0030 ) == 0x0010) in ETH_Init()
[all …]
/bsp/ft2004/libraries/cpu/
A Dft_aarch32_asm.h171 __attribute__((always_inline)) __STATIC_INLINE void arm_aarch32_cnthv_ctl_set(u32 RegValue) in arm_aarch32_cnthv_ctl_set() argument
173 __MCR(15, 0, RegValue, 14, 3, 1); in arm_aarch32_cnthv_ctl_set()
193 __attribute__((always_inline)) __STATIC_INLINE void arm_aarch32_cnthv_tval_set(u32 RegValue) in arm_aarch32_cnthv_tval_set() argument
195 __MCR(15, 0, RegValue, 14, 3, 0); in arm_aarch32_cnthv_tval_set()
235 __attribute__((always_inline)) __STATIC_INLINE void arm_aarch32_cntp_tval_set(u32 RegValue) in arm_aarch32_cntp_tval_set() argument
237 __MCR(15, 0, RegValue, 14, 2, 0); in arm_aarch32_cntp_tval_set()
245 __attribute__((always_inline)) __STATIC_INLINE void arm_aarch32_cntp_ctl_set(u32 RegValue) in arm_aarch32_cntp_ctl_set() argument
247 __MCR(15, 0, RegValue, 14, 2, 1); in arm_aarch32_cntp_ctl_set()
/bsp/ft2004/libraries/bsp/ft_can/
A Dft_can_hw.c30 u32 RegValue; in FCan_Reset() local
36 RegValue = FCan_ReadReg(Config_p->CanBaseAddress, FCAN_CTRL_OFFSET); in FCan_Reset()
38 if (RegValue & FCAN_CTRL_XFER_MASK) in FCan_Reset()
/bsp/airm2m/air105/libraries/HAL_Driver/Src/
A Dcore_i2c.c88 uint32_t RegValue = I2C->IC_CLR_INTR; in I2C_IrqHandle() local
169 uint32_t RegValue = I2C->IC_CLR_INTR; in I2C_IrqHandleRegQueue() local
284 uint32_t RegValue; in I2C_MasterXfer() local
307 RegValue = I2C->IC_CLR_INTR; in I2C_MasterXfer()
354 uint32_t RegValue; in I2C_MasterWriteRegQueue() local
379 RegValue = I2C->IC_CLR_INTR; in I2C_MasterWriteRegQueue()

Completed in 30 milliseconds