Home
last modified time | relevance | path

Searched refs:SCB_InvalidateDCache_by_Addr (Results 1 – 25 of 49) sorted by relevance

12

/bsp/stm32/stm32h743-atk-apollo/
A DREADME.md129 1. 使用UART2 DMA模式时,HEAP的CACHE策略设置了WT模式,所以在使用rt_device_read读取数据之前必须调用用SCB_InvalidateDCache_by_Addr或者S…
/bsp/synwit/libraries/SWM341_CSL/CMSIS/CoreSupport/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/airm2m/air32f103/libraries/CMSIS/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/rockchip/common/rk_hal/lib/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/tae32f5300/Libraries/CMSIS/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/renesas/ra8m1-ek/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/renesas/ra6m4-cpk/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/library/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/renesas/ra8d1-vision-board/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/renesas/ra6m4-iot/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/renesas/ra6m3-hmi-board/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/renesas/ra4m2-eco/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/renesas/ebf_qi_min_6m5/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/renesas/ra2l1-cpk/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/renesas/ra6m3-ek/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/renesas/ra8d1-ek/ra/arm/CMSIS_5/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/ht32/libraries/HT32_STD_1xxxx_FWLib/library/CMSIS/Core/Include/
A Dcachel1_armv7.h328 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/renesas/ra6e2-fpb/ra/arm/CMSIS_6/CMSIS/Core/Include/m-profile/
A Darmv7m_cachel1.h356 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/renesas/ra4e2-eco/ra/arm/CMSIS_6/CMSIS/Core/Include/m-profile/
A Darmv7m_cachel1.h357 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/at32/libraries/CMSIS/include/
A Dcachel1_armv7.h358 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/stm32/stm32h750-artpi/board/port/
A Ddrv_eth.c352SCB_InvalidateDCache_by_Addr((uint32_t *)alignedAddr, (uint32_t)RxBuff.buffer - alignedAddr + fram… in rt_stm32_eth_rx()
/bsp/stm32/libraries/HAL_Drivers/drivers/
A Ddrv_usart_v2.c428 SCB_InvalidateDCache_by_Addr((uint32_t *)ptr, serial->config.dma_ping_bufsz); in dma_recv_isr()
/bsp/msp432e401y-LaunchPad/libraries/Drivers/CMSIS/Include/
A Dcore_cm7.h2498 __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr(void *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/microchip/samd51-adafruit-metro-m4/bsp/CMSIS/Core/Include/
A Dcore_cm7.h2464 __STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function
/bsp/microchip/samc21/bsp/CMSIS/Core/Include/
A Dcore_cm7.h2464 __STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize) in SCB_InvalidateDCache_by_Addr() function

Completed in 83 milliseconds

12