Searched refs:SCG_LPFLLDIV_LPFLLDIV2_VAL (Results 1 – 1 of 1) sorted by relevance

/bsp/rv32m1_vega/rv32m1_sdk_riscv/devices/RV32M1/drivers/
A D	fsl_clock.c	41 #define SCG_LPFLLDIV_LPFLLDIV2_VAL ((SCG->LPFLLDIV & SCG_LPFLLDIV_LPFLLDIV2_MASK) >> SCG_LPFLLDIV_L… macro 777 divider = SCG_LPFLLDIV_LPFLLDIV2_VAL; in CLOCK_GetLpFllAsyncFreq()

Completed in 9 milliseconds

Last Index update Fri Aug 22 02:45:11 CST 2025