Searched refs:SCI2 (Results 1 – 17 of 17) sorted by relevance
105 SCI2.SSR.BYTE = (uint8_t)(BIT_7 | BIT_6);384 if (SCI2.SSR.BIT.MPB == 1)389 id = SCI2.RDR;396 SCI2.SCR.BIT.MPIE = 1;418 *rpdl_SCI_rx_string_pointer[2] = SCI2.RDR;432 SCI2.SCR.BYTE &= (uint8_t)(INV_BIT_6 & INV_BIT_4);438 SCI2.SCR.BIT.MPIE = 1; 882 SCI2.TDR = *rpdl_SCI_tx_string_pointer[2]; in Interrupt_SCI2_TXI2()893 SCI2.SCR.BIT.TIE = 0; in Interrupt_SCI2_TXI2()896 if (SCI2.SCMR.BIT.SMIF == 1) in Interrupt_SCI2_TXI2()[all …]
623 …D3 - - Disabled - - "BSC: D15; ETHER_ETH2: ETH2_RXD3; PHOSTIF: HD15; SCI2: DE2; SCI2: SCK2" - None…624 …A13; ETHER_ETH2: ETH2_RXDV_CRSDV_RXCTL; IRQ: IRQ0; MTU35: MTIC5U; SCI2: RXD_MISO2; SCI2: SCL2" - N…625 …Disabled - - "BSC: RD#; ETHER_ETH2: ETH2_TXEN_TXCTL; MTU35: MTIC5V; SCI2: SDA2; SCI2: TXD_MOSI2; U…626 …H2: ETH2_REFCLK; ETHER_ETH2: ETH2_RMII2_REFCLK; IRQ: IRQ1; MTU35: MTIC5W; SCI2: CTS_RTS_SS2#" - No…648 …TH2_CRS; GPT4: GTIOC4A; IRQ: IRQ5; MTU33: MTIOC3A; PHOSTIF: HA12; SCI2: RXD_MISO2; SCI2: SCL2" - N…649 … ETH2_COL; GPT4: GTIOC4B; IRQ: IRQ8; MTU33: MTIOC3B; PHOSTIF: HA11; SCI2: SDA2; SCI2: TXD_MOSI2; S…849 …D3 - - Disabled - - "BSC: D15; ETHER_ETH2: ETH2_RXD3; PHOSTIF: HD15; SCI2: DE2; SCI2: SCK2" - None…850 …A13; ETHER_ETH2: ETH2_RXDV_CRSDV_RXCTL; IRQ: IRQ0; MTU35: MTIC5U; SCI2: RXD_MISO2; SCI2: SCL2" - N…851 …Disabled - - "BSC: RD#; ETHER_ETH2: ETH2_TXEN_TXCTL; MTU35: MTIC5V; SCI2: SDA2; SCI2: TXD_MOSI2; U…874 …TH2_CRS; GPT4: GTIOC4A; IRQ: IRQ5; MTU33: MTIOC3A; PHOSTIF: HA12; SCI2: RXD_MISO2; SCI2: SCL2" - N…[all …]
497 &SCI2,507 SCI2.SSR.BYTE = (uint8_t)(BIT_7 | BIT_6); in Interrupt_SCI2_ERI2()
214 bool "Enable SCI2"
263 bool "Enable SCI2"
202 bool "Enable SCI2"
178 bool "Enable SCI2"
215 bool "Enable SCI2"
302 bool "Enable SCI2"
251 bool "Enable SCI2"
194 bool "Enable SCI2"
379 bool "Enable SCI2"
548 bool "Enable SCI2"
471 bool "Enable SCI2"
572 bool "Enable SCI2"
1050 #define SCI2 ((SCI_TypeDef *) SCI2_BASE) macro
Completed in 59 milliseconds