SCI_UART_CLOCK_SOURCE_SCI5ASYNCCLK (reference) in projects: bsp

Searched refs:SCI_UART_CLOCK_SOURCE_SCI5ASYNCCLK (Results 1 – 3 of 3) sorted by relevance

/bsp/renesas/rzn2l_rsk/rzn/fsp/inc/instances/
A D	r_sci_uart.h	`149 SCI_UART_CLOCK_SOURCE_SCI5ASYNCCLK = 5, enumerator`
/bsp/renesas/rzt2m_rsk/rzt/fsp/inc/instances/
A D	r_sci_uart.h	`149 SCI_UART_CLOCK_SOURCE_SCI5ASYNCCLK = 5, enumerator`
/bsp/renesas/rzn2l_etherkit/rzn/fsp/inc/instances/
A D	r_sci_uart.h	`149 SCI_UART_CLOCK_SOURCE_SCI5ASYNCCLK = 5, enumerator`

Completed in 7 milliseconds