Home
last modified time | relevance | path

Searched refs:SCR (Results 1 – 25 of 771) sorted by relevance

12345678910>>...31

/bsp/rx/RPDL/
A Dinterrupt_sci.c219 SCI0.SCR.BIT.MPIE = 1; in Interrupt_SCI0_RXI0()
260 SCI0.SCR.BIT.MPIE = 1; in Interrupt_SCI0_RXI0()
307 SCI1.SCR.BIT.MPIE = 1; in Interrupt_SCI1_RXI1()
348 SCI1.SCR.BIT.MPIE = 1; in Interrupt_SCI1_RXI1()
396 SCI2.SCR.BIT.MPIE = 1;
777 SCI0.SCR.BIT.TIE = 0; in Interrupt_SCI0_TXI0()
835 SCI1.SCR.BIT.TIE = 0; in Interrupt_SCI1_TXI1()
893 SCI2.SCR.BIT.TIE = 0; in Interrupt_SCI2_TXI2()
951 SCI3.SCR.BIT.TIE = 0; in Interrupt_SCI3_TXI3()
1010 SCI5.SCR.BIT.TIE = 0; in Interrupt_SCI5_TXI5()
[all …]
/bsp/hc32l136/Libraries/HC32L136_StdPeriph_Driver/src/
A Dlpm.c108 …SCB->SCR = pstcConfig->enSEVONPEND ? (SCB->SCR | SCB_SCR_SEVONPEND_Msk) : (SCB->SCR & ~SCB_SCR… in Lpm_Config()
109 …SCB->SCR = pstcConfig->enSLEEPDEEP ? (SCB->SCR | SCB_SCR_SLEEPDEEP_Msk) : (SCB->SCR & ~SCB_SCR… in Lpm_Config()
110 …SCB->SCR = pstcConfig->enSLEEPONEXIT ? (SCB->SCR | SCB_SCR_SLEEPONEXIT_Msk) : (SCB->SCR & ~SCB_SCR… in Lpm_Config()
/bsp/frdm-k64f/device/MK64F12/
A Dfsl_cmp.c163 …uint8_t tmp8 = base->SCR & ~(CMP_SCR_CFR_MASK | CMP_SCR_CFF_MASK); /* To avoid change the w1c bits… in CMP_EnableDMA()
173 base->SCR = tmp8; in CMP_EnableDMA()
225 …uint8_t tmp8 = base->SCR & ~(CMP_SCR_CFR_MASK | CMP_SCR_CFF_MASK); /* To avoid change the w1c bits… in CMP_EnableInterrupts()
235 base->SCR = tmp8; in CMP_EnableInterrupts()
240 …uint8_t tmp8 = base->SCR & ~(CMP_SCR_CFR_MASK | CMP_SCR_CFF_MASK); /* To avoid change the w1c bits… in CMP_DisableInterrupts()
250 base->SCR = tmp8; in CMP_DisableInterrupts()
257 if (0U != (CMP_SCR_CFR_MASK & base->SCR)) in CMP_GetStatusFlags()
261 if (0U != (CMP_SCR_CFF_MASK & base->SCR)) in CMP_GetStatusFlags()
265 if (0U != (CMP_SCR_COUT_MASK & base->SCR)) in CMP_GetStatusFlags()
274 …uint8_t tmp8 = base->SCR & ~(CMP_SCR_CFR_MASK | CMP_SCR_CFF_MASK); /* To avoid change the w1c bits… in CMP_ClearStatusFlags()
[all …]
A Dfsl_smc.c109 SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk; in SMC_SetPowerModeWait()
136 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in SMC_SetPowerModeStop()
191 SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk; in SMC_SetPowerModeVlpw()
210 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in SMC_SetPowerModeVlps()
266 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in SMC_SetPowerModeLls()
382 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in SMC_SetPowerModeVlls()
/bsp/wch/arm/Libraries/CH32F20x_StdPeriph_Driver/StdPeriph_Driver/src/
A Dch32f20x_pwr.c128 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTOPMode()
139 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSTOPMode()
152 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTANDBYMode()
220 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTOPMode_RAM()
231 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSTOPMode_RAM()
259 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTOPMode_RAM_LV()
270 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSTOPMode_RAM_LV()
293 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTANDBYMode_RAM()
322 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTANDBYMode_RAM_LV()
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Src/
A Dstm32l1xx_hal_pwr.c456 CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); in HAL_PWR_EnterSLEEPMode()
502 SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); in HAL_PWR_EnterSTOPMode()
518 CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); in HAL_PWR_EnterSTOPMode()
538 SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); in HAL_PWR_EnterSTANDBYMode()
560 SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); in HAL_PWR_EnableSleepOnExit()
573 CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); in HAL_PWR_DisableSleepOnExit()
586 SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); in HAL_PWR_EnableSEVOnPend()
599 CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); in HAL_PWR_DisableSEVOnPend()
/bsp/apm32/libraries/APM32F0xx_Library/APM32F0xx_StdPeriphDriver/src/
A Dapm32f0xx_misc.c106 SCB->SCR |= lowPowerMode; in NVIC_EnableSystemLowPower()
122 SCB->SCR &= (uint32_t)(~(uint32_t)lowPowerMode); in NVIC_DisableSystemLowPower()
156 SCB->SCR &= (uint32_t)(~(uint32_t)NVIC_LOWPOER_SLEEPDEEP); in PMU_EnterWaitMode()
169 SCB->SCR |= NVIC_LOWPOER_SLEEPDEEP; in PMU_EnterHaltModeWFI()
183 SCB->SCR |= NVIC_LOWPOER_SLEEPDEEP; in PMU_EnterHaltModeWFE()
A Dapm32f0xx_pmu.c206 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in PMU_EnterSleepMode()
242 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PMU_EnterSTOPMode()
249 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in PMU_EnterSTOPMode()
254 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in PMU_EnterSTOPMode()
258 SCB->SCR |= SCB_SCR_SLEEPONEXIT_Msk; in PMU_EnterSTOPMode()
277 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PMU_EnterSTANDBYMode()
/bsp/n32/libraries/N32G4FR_Firmware_Library/n32g4fr_std_periph_driver/src/
A Dn32g4fr_pwr.c207 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSLEEPMode()
213 SCB->SCR |= SCB_SCR_SLEEPONEXIT; in PWR_EnterSLEEPMode()
218 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPONEXIT); in PWR_EnterSLEEPMode()
263 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterStopState()
280 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterStopState()
305 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTOP2Mode()
322 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSTOP2Mode()
337 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterStandbyState()
/bsp/n32/libraries/N32G45x_Firmware_Library/n32g45x_std_periph_driver/src/
A Dn32g45x_pwr.c207 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSLEEPMode()
213 SCB->SCR |= SCB_SCR_SLEEPONEXIT; in PWR_EnterSLEEPMode()
218 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPONEXIT); in PWR_EnterSLEEPMode()
263 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterStopState()
280 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterStopState()
305 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTOP2Mode()
322 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSTOP2Mode()
337 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterStandbyState()
/bsp/n32/libraries/N32WB452_Firmware_Library/n32wb452_std_periph_driver/src/
A Dn32wb452_pwr.c207 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSLEEPMode()
213 SCB->SCR |= SCB_SCR_SLEEPONEXIT; in PWR_EnterSLEEPMode()
218 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPONEXIT); in PWR_EnterSLEEPMode()
263 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterStopState()
280 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterStopState()
305 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTOP2Mode()
322 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSTOP2Mode()
337 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterStandbyState()
/bsp/n32g452xx/Libraries/N32_Std_Driver/n32g45x_std_periph_driver/src/
A Dn32g45x_pwr.c207 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSLEEPMode()
213 SCB->SCR |= SCB_SCR_SLEEPONEXIT; in PWR_EnterSLEEPMode()
218 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPONEXIT); in PWR_EnterSLEEPMode()
263 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterStopState()
280 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterStopState()
305 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTOP2Mode()
322 SCB->SCR &= (uint32_t) ~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSTOP2Mode()
337 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterStandbyState()
/bsp/hc32l196/Libraries/HC32L196_StdPeriph_Driver/src/
A Dhc32l196_lpm.c97 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in Lpm_GotoDeepSleep()
98 SCB->SCR |= 1u<<bOnExit; in Lpm_GotoDeepSleep()
113 SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk; in Lpm_GotoSleep()
114 SCB->SCR |= 1u<<bOnExit; in Lpm_GotoSleep()
/bsp/ft32/libraries/FT32F0xx/FT32F0xx_Driver/Src/
A Dft32f0xx_pwr.c192 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in PWR_EnterSleepMode()
249 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PWR_EnterSTOPMode()
257 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in PWR_EnterSTOPMode()
264 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in PWR_EnterSTOPMode()
269 SCB->SCR |= SCB_SCR_SLEEPONEXIT_Msk; in PWR_EnterSTOPMode()
290 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PWR_EnterSTANDBYMode()
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/src/
A Dhk32f0xx_pwr.c343 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in PWR_EnterSleepMode()
424 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PWR_EnterSTOPMode()
432 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in PWR_EnterSTOPMode()
439 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in PWR_EnterSTOPMode()
444 SCB->SCR |= SCB_SCR_SLEEPONEXIT_Msk; in PWR_EnterSTOPMode()
468 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PWR_EnterSTANDBYMode()
/bsp/n32/libraries/N32L43x_Firmware_Library/n32l43x_std_periph_driver/src/
A Dn32l43x_pwr.c251 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSLEEPMode()
256 SCB->SCR |= SCB_SCR_SLEEPONEXIT; in PWR_EnterSLEEPMode()
261 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPONEXIT); in PWR_EnterSLEEPMode()
308 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTOP2Mode()
323 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSTOP2Mode()
424 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTANDBYMode()
/bsp/n32/libraries/N32L40x_Firmware_Library/n32l40x_std_periph_driver/src/
A Dn32l40x_pwr.c250 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSLEEPMode()
256 SCB->SCR |= SCB_SCR_SLEEPONEXIT; in PWR_EnterSLEEPMode()
261 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPONEXIT); in PWR_EnterSLEEPMode()
311 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTOP2Mode()
328 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSTOP2Mode()
438 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTANDBYMode()
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Inc/
A Dstm32l1xx_ll_cortex.h313 CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); in LL_LPM_EnableSleep()
324 SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); in LL_LPM_EnableDeepSleep()
337 SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); in LL_LPM_EnableSleepOnExit()
348 CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); in LL_LPM_DisableSleepOnExit()
360 SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); in LL_LPM_EnableEventOnPend()
372 CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); in LL_LPM_DisableEventOnPend()
/bsp/n32/libraries/N32G43x_Firmware_Library/n32g43x_std_periph_driver/src/
A Dn32g43x_pwr.c253 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSLEEPMode()
259 SCB->SCR |= SCB_SCR_SLEEPONEXIT; in PWR_EnterSLEEPMode()
264 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPONEXIT); in PWR_EnterSLEEPMode()
318 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTOP2Mode()
335 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP); in PWR_EnterSTOP2Mode()
444 SCB->SCR |= SCB_SCR_SLEEPDEEP; in PWR_EnterSTANDBYMode()
/bsp/nxp/lpc/lpc178x/drivers/
A Dlpc177x_8x_clkpwr.c257 SCB->SCR = 0x4; in CLKPWR_DeepSleep()
272 SCB->SCR = 0x4; in CLKPWR_PowerDown()
287 SCB->SCR = 0x4; in CLKPWR_DeepPowerDown()
/bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/library/HT32F5xxxx_Driver/src/
A Dht32f5xxxx_pwrcu.c210 SCB->SCR &= ~(u32)SLEEPDEEP_SET; in PWRCU_Sleep()
247 SCB->SCR |= SLEEPDEEP_SET; in PWRCU_DeepSleep1()
267 SCB->SCR &= ~(u32)SLEEPDEEP_SET; in PWRCU_DeepSleep1()
301 SCB->SCR |= SLEEPDEEP_SET; in PWRCU_DeepSleep2()
316 SCB->SCR &= ~(u32)SLEEPDEEP_SET; in PWRCU_DeepSleep2()
347 SCB->SCR |= SLEEPDEEP_SET; in PWRCU_DeepSleep2Ex()
382 SCB->SCR &= ~(u32)SLEEPDEEP_SET; in PWRCU_DeepSleep2Ex()
429 SCB->SCR |= SLEEPDEEP_SET; in PWRCU_PowerDown()
/bsp/mm32f327x/Libraries/MM32F327x/HAL_Lib/Src/
A Dhal_pwr.c131 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PWR_EnterSTOPMode()
149 …PWR->SCR |= PWR_SCR_CWUF1 | PWR_SCR_CWUF2 | PWR_SCR_CWUF3 | PWR_SCR_CWUF4 | PWR_SCR_CWUF5 | PWR_SC… in PWR_EnterSTANDBYMode()
150 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PWR_EnterSTANDBYMode()
/bsp/apm32/libraries/APM32E10x_Library/APM32E10x_StdPeriphDriver/src/
A Dapm32e10x_pmu.c175 SCB->SCR |= (uint32_t )0x04; in PMU_EnterSTOPMode()
189 SCB->SCR &= (uint32_t)~((uint32_t)0x04); in PMU_EnterSTOPMode()
207 SCB->SCR |= (uint32_t )0x04; in PMU_EnterSTANDBYMode()
/bsp/apm32/libraries/APM32F10x_Library/APM32F10x_StdPeriphDriver/src/
A Dapm32f10x_pmu.c175 SCB->SCR |= (uint32_t)0x04; in PMU_EnterSTOPMode()
189 SCB->SCR &= (uint32_t)~((uint32_t)0x04); in PMU_EnterSTOPMode()
206 SCB->SCR |= (uint32_t)0x04; in PMU_EnterSTANDBYMode()
/bsp/apm32/libraries/APM32S10x_Library/APM32S10x_StdPeriphDriver/src/
A Dapm32s10x_pmu.c174 SCB->SCR |= (uint32_t)0x04; in PMU_EnterSTOPMode()
188 SCB->SCR &= (uint32_t)~((uint32_t)0x04); in PMU_EnterSTOPMode()
205 SCB->SCR |= (uint32_t)0x04; in PMU_EnterSTANDBYMode()

Completed in 38 milliseconds

12345678910>>...31