Home
last modified time | relevance | path

Searched refs:SDADC_SYNCBUSY_SWRST (Results 1 – 2 of 2) sorted by relevance

/bsp/microchip/samc21/bsp/hri/
A Dhri_sdadc_c21.h405 hri_sdadc_wait_for_sync(hw, SDADC_SYNCBUSY_SWRST); in hri_sdadc_set_CTRLA_SWRST_bit()
412 hri_sdadc_wait_for_sync(hw, SDADC_SYNCBUSY_SWRST); in hri_sdadc_get_CTRLA_SWRST_bit()
422 hri_sdadc_wait_for_sync(hw, SDADC_SYNCBUSY_SWRST | SDADC_SYNCBUSY_ENABLE); in hri_sdadc_set_CTRLA_ENABLE_bit()
429 hri_sdadc_wait_for_sync(hw, SDADC_SYNCBUSY_SWRST | SDADC_SYNCBUSY_ENABLE); in hri_sdadc_get_CTRLA_ENABLE_bit()
443 hri_sdadc_wait_for_sync(hw, SDADC_SYNCBUSY_SWRST | SDADC_SYNCBUSY_ENABLE); in hri_sdadc_write_CTRLA_ENABLE_bit()
451 hri_sdadc_wait_for_sync(hw, SDADC_SYNCBUSY_SWRST | SDADC_SYNCBUSY_ENABLE); in hri_sdadc_clear_CTRLA_ENABLE_bit()
459 hri_sdadc_wait_for_sync(hw, SDADC_SYNCBUSY_SWRST | SDADC_SYNCBUSY_ENABLE); in hri_sdadc_toggle_CTRLA_ENABLE_bit()
555 hri_sdadc_wait_for_sync(hw, SDADC_SYNCBUSY_SWRST | SDADC_SYNCBUSY_ENABLE); in hri_sdadc_set_CTRLA_reg()
562 hri_sdadc_wait_for_sync(hw, SDADC_SYNCBUSY_SWRST | SDADC_SYNCBUSY_ENABLE); in hri_sdadc_get_CTRLA_reg()
572 hri_sdadc_wait_for_sync(hw, SDADC_SYNCBUSY_SWRST | SDADC_SYNCBUSY_ENABLE); in hri_sdadc_write_CTRLA_reg()
[all …]
/bsp/microchip/samc21/bsp/samc21/include/component/
A Dsdadc.h462 #define SDADC_SYNCBUSY_SWRST (_U_(0x1) << SDADC_SYNCBUSY_SWRST_Pos) macro

Completed in 19 milliseconds