Home
last modified time | relevance | path

Searched refs:SDRAMC (Results 1 – 13 of 13) sorted by relevance

/bsp/synwit/libraries/SWM341_CSL/SWM341_StdPeriph_Driver/
A DSWM341_sdram.c38 SDRAMC->TIM = (initStruct->TimeTRP << SDRAMC_TIM_TRP_Pos) | in SDRAM_Init()
43 SDRAMC->CFG = (initStruct->Size << SDRAMC_CFG_SIZE_Pos) | in SDRAM_Init()
57 SDRAMC->T64 = (initStruct->RefreshTime * 1000 / row_n + 1) * cyclesPerUs; in SDRAM_Init()
59 SDRAMC->CR = (1 << SDRAMC_CR_PWRON_Pos); in SDRAM_Init()
61 while(SDRAMC->CR & SDRAMC_CR_PWRON_Msk) __NOP(); //等待初始完成 in SDRAM_Init()
74 SDRAMC->CR &= ~SDRAMC_CR_ENTERSRF_Msk; in SDRAM_Enable()
88 SDRAMC->CR |= SDRAMC_CR_ENTERSRF_Msk; in SDRAM_Disable()
/bsp/synwit/libraries/SWM320_CSL/SWM320_StdPeriph_Driver/
A DSWM320_sdram.c40 SDRAMC->CR0 = (2 << SDRAMC_CR0_BURSTLEN_Pos) | //2 Burst Length为4 in SDRAM_Init()
43 SDRAMC->CR1 = (initStruct->CellSize << SDRAMC_CR1_CELLSIZE_Pos) | in SDRAM_Init()
54 SDRAMC->LATCH = 0x02; in SDRAM_Init()
65 SDRAMC->REFRESH = (1 << SDRAMC_REFRESH_EN_Pos) | in SDRAM_Init()
68 while(SDRAMC->REFDONE == 0); in SDRAM_Init()
83 SDRAMC->REFRESH |= (1 << SDRAMC_REFRESH_EN_Pos); in SDRAM_Enable()
100 SDRAMC->REFRESH &= ~(1 << SDRAMC_REFRESH_EN_Pos); in SDRAM_Disable()
A DSWM320_sram.c40 while(SDRAMC->REFDONE == 0); in SRAM_Init()
41 SDRAMC->REFRESH &= ~(1 << SDRAMC_REFRESH_EN_Pos); in SRAM_Init()
A DSWM320_norflash.c40 while(SDRAMC->REFDONE == 0); in NORFL_Init()
41 SDRAMC->REFRESH &= ~(1 << SDRAMC_REFRESH_EN_Pos); in NORFL_Init()
/bsp/microchip/same70/bsp/same70b/include/
A Dsame70q20b.h686 #define SDRAMC (0x40084000) /**< \brief (SDRAMC ) Base Address… macro
811 #define SDRAMC ((Sdramc *)0x40084000U) /**< \brief (SDRAMC ) Base Address… macro
813 #define SDRAMC_INSTS { SDRAMC } /**< \brief (SDRAMC ) Instances Li…
A Dsame70q21b.h686 #define SDRAMC (0x40084000) /**< \brief (SDRAMC ) Base Address… macro
811 #define SDRAMC ((Sdramc *)0x40084000U) /**< \brief (SDRAMC ) Base Address… macro
813 #define SDRAMC_INSTS { SDRAMC } /**< \brief (SDRAMC ) Instances Li…
A Dsame70q19b.h686 #define SDRAMC (0x40084000) /**< \brief (SDRAMC ) Base Address… macro
811 #define SDRAMC ((Sdramc *)0x40084000U) /**< \brief (SDRAMC ) Base Address… macro
813 #define SDRAMC_INSTS { SDRAMC } /**< \brief (SDRAMC ) Instances Li…
/bsp/synwit/swm341-mini/
A DREADME.md30 - SDRAMC模块
/bsp/synwit/swm320-mini/
A DREADME.md56 - SDRAMC模块
/bsp/microchip/same70/
A DREADME_zh.md24 - 16-bit SDRAM Controller (SDRAMC) interfacing up to 128 MB and with on-the-fly scrambling
A DREADME.md24 - 16-bit SDRAM Controller (SDRAMC) interfacing up to 128 MB and with on-the-fly scrambling
/bsp/synwit/libraries/SWM320_CSL/CMSIS/DeviceSupport/
A DSWM320.h3146 #define SDRAMC ((SDRAMC_TypeDef*) SDRAMC_BASE) macro
/bsp/synwit/libraries/SWM341_CSL/CMSIS/DeviceSupport/
A DSWM341.h3954 #define SDRAMC ((SDRAMC_TypeDef*)SDRAMC_BASE) macro

Completed in 81 milliseconds