Home
last modified time | relevance | path

Searched refs:SMC0_BASE (Results 1 – 6 of 6) sorted by relevance

/bsp/allwinner/libraries/sunxi-hal/hal/source/sdmmc/platform/
A Dmmc_sun20iw1p1.h8 #define SMC0_BASE (0x04020000) macro
A Dmmc_sun8iw18p1.h6 #define SMC0_BASE (0x04020000) macro
A Dmmc_sun8iw19p1.h6 #define SMC0_BASE (0x04020000) macro
/bsp/allwinner/libraries/sunxi-hal/hal/source/sdmmc/
A Dhal_sdhost.c310 sdc_hex_dump_word((void *)(SMC0_BASE + 0x1000UL * host->sdc_id) ,0x150); in __mci_force_dump_host_info()
619 sdc_hex_dump_word((void *)SMC0_BASE ,0x200); in __mci_request_done()
2150 host->reg_base = (volatile void *)SMC0_BASE; in hal_sdc_init()
/bsp/rv32m1_vega/rv32m1_sdk_riscv/devices/RV32M1/
A DRV32M1_ri5cy.h18605 #define SMC0_BASE (0x40020000u) macro
18607 #define SMC0 ((SMC_Type *)SMC0_BASE)
18613 #define SMC_BASE_ADDRS { SMC0_BASE, SMC1_BASE }
A DRV32M1_zero_riscy.h19432 #define SMC0_BASE (0x40020000u) macro
19434 #define SMC0 ((SMC_Type *)SMC0_BASE)
19440 #define SMC_BASE_ADDRS { SMC0_BASE, SMC1_BASE }

Completed in 226 milliseconds