Home
last modified time | relevance | path

Searched refs:SOC_EU_ADDR (Results 1 – 4 of 4) sorted by relevance

/bsp/core-v-mcu/Libraries/core_v_hal_libraries/core_v_hal/include/
A Dhal_soc_eu_periph.h107 writew(val, (uintptr_t)(SOC_EU_ADDR + SOC_FC_MASK0_OFFSET + reg)); in soc_eu_fc_write()
112 return readw((uintptr_t)(SOC_EU_ADDR + SOC_FC_MASK0_OFFSET + reg)); in soc_eu_fc_read()
117 writew(val, (uintptr_t)(SOC_EU_ADDR + SOC_CL_MASK0_OFFSET + reg)); in soc_eu_cl_write()
122 return readw((uintptr_t)(SOC_EU_ADDR + SOC_CL_MASK0_OFFSET + reg)); in soc_eu_cl_read()
127 writew(val, (uintptr_t)(SOC_EU_ADDR + SOC_PR_MASK0_OFFSET + reg)); in soc_eu_pr_write()
132 return readw((uintptr_t)(SOC_EU_ADDR + SOC_PR_MASK0_OFFSET + reg)); in soc_eu_pr_read()
191 writew(mask, (uintptr_t)(SOC_EU_ADDR + SOC_EVENT_OFFSET)); in hal_soc_eu_set_mask()
/bsp/core-v-mcu/Libraries/core_v_hal_libraries/core_v_hal/source/
A Dhal_soc_eu.c29 writew(mask, (uintptr_t)(SOC_EU_ADDR + offset)); in soc_eu_mask_set()
34 return readw((uintptr_t)(SOC_EU_ADDR + offset)); in soc_eu_mask_get()
/bsp/core-v-mcu/Libraries/core_v_hal_libraries/bmsis/core-v-mcu/include/
A Dcore-v-mcu-memory-map.h107 #define SOC_EU_ADDR (SOC_PERIPHERALS_ADDR + SOC_EU_OFFSET) macro
A Dcore-v-mcu-periph.h844 #define SOCEU_BASE SOC_EU_ADDR

Completed in 17 milliseconds