Home
last modified time | relevance | path

Searched refs:SOC_PERIPHERALS_ADDR (Results 1 – 2 of 2) sorted by relevance

/bsp/core-v-mcu/Libraries/core_v_hal_libraries/bmsis/core-v-mcu/include/
A Dcore-v-mcu-memory-map.h85 #define SOC_PERIPHERALS_ADDR (0x1A100000) macro
101 #define SOC_FLL_ADDR (SOC_PERIPHERALS_ADDR + SOC_FLL_OFFSET)
102 #define CL_FLL_ADDR (SOC_PERIPHERALS_ADDR + CL_FLL_OFFSET)
103 #define GPIO_ADDR (SOC_PERIPHERALS_ADDR + GPIO_OFFSET)
104 #define UDMA_CTRL_ADDR (SOC_PERIPHERALS_ADDR + UDMA_OFFSET)
107 #define SOC_EU_ADDR (SOC_PERIPHERALS_ADDR + SOC_EU_OFFSET)
108 #define FC_IRQ_ADDR (SOC_PERIPHERALS_ADDR + FC_IRQ_OFFSET)
109 #define FC_TIMER_ADDR (SOC_PERIPHERALS_ADDR + FC_TIMER_OFFSET)
110 #define FC_HWPE_ADDR (SOC_PERIPHERALS_ADDR + FC_HWPE_OFFSET)
111 #define STDOUT_ADDR (SOC_PERIPHERALS_ADDR + STDOUT_OFFSET)
[all …]
A Dcore-v-mcu-periph.h287 #define FLL_CTRL_BASE (SOC_PERIPHERALS_ADDR)
506 #define SOC_CTRL_BASE (SOC_PERIPHERALS_ADDR + 0x4000u)
1018 #define PMU_DLC_BASE (SOC_PERIPHERALS_ADDR + 0x7000u)
1053 #define EFUSE_CTRL_BASE (SOC_PERIPHERALS_ADDR + 0x09000u)
1068 #define EFUSE_REGS_BASE (SOC_PERIPHERALS_ADDR + 0x09200u)
1141 #define EFUSE_REGS_BASE (SOC_PERIPHERALS_ADDR + 0x09200u)
1186 #define FC_STDOUT_BASE (SOC_PERIPHERALS_ADDR + 0x10000u + (FC_CLUSTE…
1231 #define CLUSTER_STDOUT_BASE (SOC_PERIPHERALS_ADDR + 0x10000u)

Completed in 32 milliseconds