Home
last modified time | relevance | path

Searched refs:SPI_SR_CHSIDE (Results 1 – 25 of 29) sorted by relevance

12

/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Inc/
A Dstm32l1xx_hal_i2s.h271 #define I2S_FLAG_CHSIDE SPI_SR_CHSIDE
276 … | SPI_SR_TXE | SPI_SR_UDR | SPI_SR_OVR | SPI_SR_FRE | SPI_SR_CHSIDE | SPI_SR_BSY)
279 … | SPI_SR_TXE | SPI_SR_UDR | SPI_SR_OVR | SPI_SR_CHSIDE | SPI_SR_BSY)
A Dstm32l1xx_ll_spi.h1710 return ((READ_BIT(SPIx->SR, SPI_SR_CHSIDE) == (SPI_SR_CHSIDE)) ? 1UL : 0UL); in LL_I2S_IsActiveFlag_CHSIDE()
/bsp/mm32f327x/Libraries/MM32F327x/Include/
A Dreg_spi.h184 #define SPI_SR_CHSIDE (0x01U << SPI_SR_CHSIDE_Pos) ///< transmission c… macro
/bsp/ft32/libraries/FT32F0xx/FT32F0xx_Driver/Inc/
A Dft32f0xx_spi.h452 #define I2S_FLAG_CHSIDE SPI_SR_CHSIDE
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/inc/
A Dhk32f0xx_spi.h477 #define I2S_FLAG_CHSIDE SPI_SR_CHSIDE
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/HK32F0xx/Include/
A Dhk32f031x4x6.h3894 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
/bsp/airm2m/air32f103/libraries/AIR32F10xLib/inc/
A Dair32f10x.h6735 #define SPI_SR_CHSIDE ((uint8_t)0x04) /*!< Channel side */ macro
/bsp/stm32/libraries/STM32L1xx_HAL/CMSIS/Device/ST/STM32L1xx/Include/
A Dstm32l100xb.h5090 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l100xba.h5238 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l151xb.h5050 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l151xba.h5126 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l152xb.h5192 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l152xba.h5253 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l100xc.h5362 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l162xdx.h5939 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l162xe.h5939 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l152xc.h5680 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l152xca.h5735 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l152xe.h5800 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l162xc.h5819 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l162xca.h5874 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l151xca.h5593 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l151xdx.h5658 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l151xe.h5658 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro
A Dstm32l151xc.h5538 #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */ macro

Completed in 1467 milliseconds

12