Home
last modified time | relevance | path

Searched refs:TC0 (Results 1 – 25 of 78) sorted by relevance

1234

/bsp/samd21/sam_d2x_asflib/sam0/utils/cmsis/samd20/include/
A Dsamd20e14.h367 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
448 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
455 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
A Dsamd20e15.h367 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
448 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
455 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
A Dsamd20g14.h374 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
457 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
A Dsamd20g15.h374 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
457 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
A Dsamd20g16.h374 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
457 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
A Dsamd20g17.h374 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
457 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
A Dsamd20g17u.h374 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
457 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
A Dsamd20g18.h374 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
457 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
A Dsamd20g18u.h374 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
457 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
A Dsamd20e16.h367 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
448 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
455 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
A Dsamd20e17.h367 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
448 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
455 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
A Dsamd20e18.h367 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
448 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
455 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
A Dsamd20j14.h385 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
470 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
479 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
A Dsamd20j15.h385 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
470 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
479 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
A Dsamd20j16.h385 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
470 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
479 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
A Dsamd20j17.h385 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
470 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
479 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
A Dsamd20j18.h385 #define TC0 (0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
470 #define TC0 ((Tc *)0x42002000UL) /**< \brief (TC0) APB Base Address */ macro
479 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
/bsp/microchip/samc21/bsp/samc21/include/
A Dsamc21e15a.h435 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro
568 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro
574 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
A Dsamc21e16a.h435 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro
568 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro
574 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
A Dsamc21e17a.h435 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro
568 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro
574 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
A Dsamc21e18a.h435 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro
568 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro
574 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
A Dsamc21g15a.h450 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro
586 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro
592 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
A Dsamc21g16a.h450 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro
586 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro
592 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
A Dsamc21g17a.h450 #define TC0 (0x42003000) /**< \brief (TC0) APB Base Address */ macro
586 #define TC0 ((Tc *)0x42003000UL) /**< \brief (TC0) APB Base Address */ macro
592 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
/bsp/upd70f3454/drivers/
A DCG_system.c58 if(TC0 == 0 && E00 == 1){ /* DMA0 transfer judgment */ in clock_pcc_mode()

Completed in 64 milliseconds

1234