| /bsp/samd21/sam_d2x_asflib/sam0/utils/cmsis/samd20/include/ |
| A D | samd20e14.h | 369 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
450 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
455 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
| A D | samd20e15.h | 369 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
450 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
455 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
| A D | samd20g14.h | 376 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
459 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
| A D | samd20g15.h | 376 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
459 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
| A D | samd20g16.h | 376 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
459 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
| A D | samd20g17.h | 376 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
459 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
| A D | samd20g17u.h | 376 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
459 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
| A D | samd20g18.h | 376 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
459 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
| A D | samd20g18u.h | 376 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
459 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
464 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
| A D | samd20e16.h | 369 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
450 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
455 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
| A D | samd20e17.h | 369 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
450 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
455 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
| A D | samd20e18.h | 369 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
450 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
455 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5 } /**< \brief (TC) Instances List */
|
| A D | samd20j14.h | 387 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
472 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
479 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
|
| A D | samd20j15.h | 387 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
472 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
479 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
|
| A D | samd20j16.h | 387 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
472 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
479 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
|
| A D | samd20j17.h | 387 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
472 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
479 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
|
| A D | samd20j18.h | 387 #define TC2 (0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
472 #define TC2 ((Tc *)0x42002800UL) /**< \brief (TC2) APB Base Address */ macro
479 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances Lis…
|
| /bsp/microchip/samc21/bsp/samc21/include/ |
| A D | samc21e15a.h | 437 #define TC2 (0x42003800) /**< \brief (TC2) APB Base Address */ macro
570 #define TC2 ((Tc *)0x42003800UL) /**< \brief (TC2) APB Base Address */ macro
574 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
| A D | samc21e16a.h | 437 #define TC2 (0x42003800) /**< \brief (TC2) APB Base Address */ macro
570 #define TC2 ((Tc *)0x42003800UL) /**< \brief (TC2) APB Base Address */ macro
574 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
| A D | samc21e17a.h | 437 #define TC2 (0x42003800) /**< \brief (TC2) APB Base Address */ macro
570 #define TC2 ((Tc *)0x42003800UL) /**< \brief (TC2) APB Base Address */ macro
574 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
| A D | samc21e18a.h | 437 #define TC2 (0x42003800) /**< \brief (TC2) APB Base Address */ macro
570 #define TC2 ((Tc *)0x42003800UL) /**< \brief (TC2) APB Base Address */ macro
574 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
| A D | samc21g15a.h | 452 #define TC2 (0x42003800) /**< \brief (TC2) APB Base Address */ macro
588 #define TC2 ((Tc *)0x42003800UL) /**< \brief (TC2) APB Base Address */ macro
592 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
| A D | samc21g16a.h | 452 #define TC2 (0x42003800) /**< \brief (TC2) APB Base Address */ macro
588 #define TC2 ((Tc *)0x42003800UL) /**< \brief (TC2) APB Base Address */ macro
592 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
| A D | samc21g17a.h | 452 #define TC2 (0x42003800) /**< \brief (TC2) APB Base Address */ macro
588 #define TC2 ((Tc *)0x42003800UL) /**< \brief (TC2) APB Base Address */ macro
592 #define TC_INSTS { TC0, TC1, TC2, TC3, TC4 } /**< \brief (TC) Instances List */
|
| /bsp/upd70f3454/drivers/ |
| A D | CG_system.c | 64 if(TC2 == 0 && E22 == 1){ /* DMA2 transfer judgment */ in clock_pcc_mode()
|