Home
last modified time | relevance | path

Searched refs:TIMER_HW_BASE (Results 1 – 2 of 2) sorted by relevance

/bsp/beaglebone/applications/
A Dboard.c19 #define TIMER_HW_BASE AM33XX_DMTIMER_7_REGS macro
45 DMTIMER_IRQSTATUS(TIMER_HW_BASE) = DMTIMER_IRQSTATUS_RAW_OVF_IT_FLAG; in rt_hw_timer_isr()
96 DMTIMER_TIOCP_CFG(TIMER_HW_BASE) |= 1; in rt_hw_timer_init()
97 while ((DMTIMER_TIOCP_CFG(TIMER_HW_BASE) & 0x1) == 1) in rt_hw_timer_init()
104 DMTIMER_TCRR(TIMER_HW_BASE) = counter; in rt_hw_timer_init()
106 DMTIMER_TLDR(TIMER_HW_BASE) = counter; in rt_hw_timer_init()
109 DMTIMER_TCLR(TIMER_HW_BASE) |= DMTIMER_TCLR_AR; in rt_hw_timer_init()
113 DMTIMER_IRQSTATUS(TIMER_HW_BASE) = DMTIMER_IRQSTATUS_RAW_OVF_IT_FLAG; in rt_hw_timer_init()
119 while (DMTIMER_TWPS(TIMER_HW_BASE) != 0) in rt_hw_timer_init()
123 DMTIMER_TCLR(TIMER_HW_BASE) |= DMTIMER_TCLR_ST; in rt_hw_timer_init()
[all …]
/bsp/qemu-vexpress-a9/drivers/
A Ddrv_timer.c64 #define TIMER_HW_BASE timer_hw_base macro
70 TIMER_INTCLR(TIMER_HW_BASE) = 0x01; in rt_hw_timer_isr()
88 val = TIMER_CTRL(TIMER_HW_BASE); in rt_hw_timer_init()
91 TIMER_CTRL(TIMER_HW_BASE) = val; in rt_hw_timer_init()
93 TIMER_LOAD(TIMER_HW_BASE) = 1000000/RT_TICK_PER_SECOND; in rt_hw_timer_init()
96 TIMER_CTRL(TIMER_HW_BASE) |= TIMER_CTRL_ENABLE; in rt_hw_timer_init()

Completed in 8 milliseconds