Home
last modified time | relevance | path

Searched refs:TIM_DCR_DBA_4 (Results 1 – 25 of 38) sorted by relevance

12

/bsp/mm32f327x/Libraries/MM32F327x/Include/
A Dreg_tim.h599 #define TIM_DCR_DBA_4 (0x10U << TIM_DCR_DBA_Pos) ///< Bit 4 macro
/bsp/stm32/libraries/STM32L1xx_HAL/STM32L1xx_HAL_Driver/Inc/
A Dstm32l1xx_ll_tim.h634 #define LL_TIM_DMABURST_BASEADDR_CCR4 TIM_DCR_DBA_4 …
635 #define LL_TIM_DMABURST_BASEADDR_OR (TIM_DCR_DBA_4 | TIM_DCR_DBA_2) …
/bsp/ft32/libraries/FT32F0xx/CMSIS/FT32F0xx/Include/
A Dft32f030x6.h3640 #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */ macro
A Dft32f030x8.h3681 #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */ macro
A Dft32f072x8.h3730 #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */ macro
A Dft32f032x8.h3723 #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */ macro
A Dft32f032x6.h3722 #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */ macro
A Dft32f072xb.h3959 #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */ macro
/bsp/mm32l3xx/Libraries/MM32L3xx/Include/
A DMM32L3xx.h3222 #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */ macro
/bsp/mm32f103x/Libraries/MM32F103/Include/
A DMM32F103.h3231 #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */ macro
/bsp/tkm32F499/Libraries/CMSIS_and_startup/
A Dtk499.h3526 #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */ macro
/bsp/mm32l07x/Libraries/MM32L0xx/Include/
A DMM32L0xx.h3351 #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */ macro
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/HK32F0xx/Include/
A Dhk32f030x4x6x8.h4732 #define TIM_DCR_DBA_4 (0x10U << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ macro
A Dhk32f031x4x6.h4783 #define TIM_DCR_DBA_4 (0x10U << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ macro
A Dhk32f04ax4x6x8.h4712 #define TIM_DCR_DBA_4 (0x10U << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ macro
/bsp/airm2m/air32f103/libraries/AIR32F10xLib/inc/
A Dair32f10x.h3701 #define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!< Bit 4 */ macro
/bsp/stm32/libraries/STM32L1xx_HAL/CMSIS/Device/ST/STM32L1xx/Include/
A Dstm32l100xb.h6006 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ macro
A Dstm32l100xba.h6154 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ macro
A Dstm32l151xb.h5958 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ macro
A Dstm32l151xba.h6034 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ macro
A Dstm32l152xb.h6108 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ macro
A Dstm32l152xba.h6169 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ macro
A Dstm32l100xc.h6723 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ macro
A Dstm32l162xdx.h7330 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ macro
A Dstm32l162xe.h7330 #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */ macro

Completed in 1453 milliseconds

12