Home
last modified time | relevance | path

Searched refs:TIM_OCIdleState (Results 1 – 22 of 22) sorted by relevance

/bsp/tkm32F499/Libraries/Hal_lib/src/
A DHAL_tim.c771 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC1Init()
788 tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState; in TIM_OC1Init()
853 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC2Init()
859 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2); in TIM_OC2Init()
947 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC3Init()
962 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4); in TIM_OC3Init()
1026 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC4Init()
1030 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6); in TIM_OC4Init()
1060 TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset; in TIM_OCStructInit()
/bsp/mm32l3xx/Libraries/MM32L3xx/HAL_lib/src/
A DHAL_tim.c309 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC1Init()
324 tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState; in TIM_OC1Init()
390 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC2Init()
405 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2); in TIM_OC2Init()
471 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC3Init()
486 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4); in TIM_OC3Init()
549 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC4Init()
553 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6); in TIM_OC4Init()
742 TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset; in TIM_OCStructInit()
/bsp/mm32f103x/Libraries/MM32F103/HAL_lib/src/
A DHAL_tim.c309 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC1Init()
324 tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState; in TIM_OC1Init()
390 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC2Init()
405 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2); in TIM_OC2Init()
471 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC3Init()
486 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4); in TIM_OC3Init()
549 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC4Init()
553 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6); in TIM_OC4Init()
742 TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset; in TIM_OCStructInit()
/bsp/mm32f327x/Libraries/MM32F327x/HAL_Lib/Src/
A Dhal_tim.c121 ((u32)init_struct->TIM_OCIdleState) | ((u32)init_struct->TIM_OCNIdleState)); in TIM_OC1Init()
144 (init_struct->TIM_OCIdleState << 2) | (init_struct->TIM_OCNIdleState << 2)); in TIM_OC2Init()
167 (init_struct->TIM_OCIdleState << 4) | (init_struct->TIM_OCNIdleState << 4)); in TIM_OC3Init()
187 MODIFY_REG(tim->CR2, TIM_CR2_OIS4, init_struct->TIM_OCIdleState << 6); in TIM_OC4Init()
295 init_struct->TIM_OCIdleState = TIM_OCIdleState_Reset; in TIM_OCStructInit()
1624 MODIFY_REG(tim->CR2, TIM_CR2_OIS5, init_struct->TIM_OCIdleState << 8); in TIM_OC5Init()
/bsp/airm2m/air32f103/libraries/AIR32F10xLib/src/
A Dair32f10x_tim.c279 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC1Init()
296 tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState; in TIM_OC1Init()
362 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC2Init()
379 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2); in TIM_OC2Init()
443 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC3Init()
458 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4); in TIM_OC3Init()
520 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC4Init()
524 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6); in TIM_OC4Init()
721 TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset; in TIM_OCStructInit()
/bsp/ft32/libraries/FT32F0xx/FT32F0xx_Driver/Src/
A Dft32f0xx_tim.c560 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC1Init()
577 tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState; in TIM_OC1Init()
641 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC2Init()
647 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2); in TIM_OC2Init()
734 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC3Init()
749 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4); in TIM_OC3Init()
812 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC4Init()
816 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6); in TIM_OC4Init()
846 TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset; in TIM_OCStructInit()
/bsp/mm32l07x/Libraries/MM32L0xx/HAL_lib/src/
A DHAL_tim.c779 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC1Init()
796 tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState; in TIM_OC1Init()
861 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC2Init()
867 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2); in TIM_OC2Init()
955 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC3Init()
970 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4); in TIM_OC3Init()
1034 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC4Init()
1038 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6); in TIM_OC4Init()
1068 TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset; in TIM_OCStructInit()
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/src/
A Dhk32f0xx_tim.c781 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC1Init()
798 tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState; in TIM_OC1Init()
863 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC2Init()
869 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2); in TIM_OC2Init()
957 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC3Init()
972 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4); in TIM_OC3Init()
1036 assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState)); in TIM_OC4Init()
1040 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6); in TIM_OC4Init()
1070 TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset; in TIM_OCStructInit()
/bsp/wch/arm/Libraries/CH32F10x_StdPeriph_Driver/StdPeriph_Driver/src/
A Dch32f10x_tim.c125 tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState; in TIM_OC1Init()
167 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2); in TIM_OC2Init()
208 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4); in TIM_OC3Init()
244 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6); in TIM_OC4Init()
387 TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset; in TIM_OCStructInit()
/bsp/wch/risc-v/Libraries/CH32V10x_StdPeriph_Driver/StdPeriph_Driver/src/
A Dch32v10x_tim.c138 tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState; in TIM_OC1Init()
183 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2); in TIM_OC2Init()
227 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4); in TIM_OC3Init()
266 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6); in TIM_OC4Init()
424 TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset; in TIM_OCStructInit()
/bsp/wch/arm/Libraries/CH32F20x_StdPeriph_Driver/StdPeriph_Driver/src/
A Dch32f20x_tim.c161 tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState; in TIM_OC1Init()
203 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2); in TIM_OC2Init()
244 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4); in TIM_OC3Init()
280 tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6); in TIM_OC4Init()
423 TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset; in TIM_OCStructInit()
/bsp/wch/arm/Libraries/CH32F10x_StdPeriph_Driver/StdPeriph_Driver/inc/
A Dch32f10x_tim.h67 uint16_t TIM_OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. member
/bsp/wch/arm/Libraries/CH32F20x_StdPeriph_Driver/StdPeriph_Driver/inc/
A Dch32f20x_tim.h67 uint16_t TIM_OCIdleState; /* Specifies the TIM Output Compare pin state during Idle state. member
/bsp/wch/risc-v/Libraries/CH32V10x_StdPeriph_Driver/StdPeriph_Driver/inc/
A Dch32v10x_tim.h69 uint16_t TIM_OCIdleState; /* Specifies the TIM Output Compare pin state during Idle state. member
/bsp/mm32f327x/Libraries/MM32F327x/HAL_Lib/Inc/
A Dhal_tim.h531 …TIMOIS_Typedef TIM_OCIdleState; ///< Specifies the TIM Output Compare … member
/bsp/airm2m/air32f103/libraries/AIR32F10xLib/inc/
A Dair32f10x_tim.h80 uint16_t TIM_OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. member
/bsp/ft32/libraries/FT32F0xx/FT32F0xx_Driver/Inc/
A Dft32f0xx_tim.h88 uint16_t TIM_OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. member
/bsp/tkm32F499/Libraries/Hal_lib/inc/
A DHAL_tim.h92 uint16_t TIM_OCIdleState; member
/bsp/mm32l07x/Libraries/MM32L0xx/HAL_lib/inc/
A DHAL_tim.h92 uint16_t TIM_OCIdleState; member
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/inc/
A Dhk32f0xx_tim.h87 uint16_t TIM_OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. member
/bsp/mm32l3xx/Libraries/MM32L3xx/HAL_lib/inc/
A DHAL_tim.h66 uint16_t TIM_OCIdleState; member
/bsp/mm32f103x/Libraries/MM32F103/HAL_lib/inc/
A DHAL_tim.h66 uint16_t TIM_OCIdleState; member

Completed in 90 milliseconds