Home
last modified time | relevance | path

Searched refs:TIM_OutputState (Results 1 – 25 of 25) sorted by relevance

/bsp/tkm32F499/Libraries/Hal_lib/src/
A DHAL_tim.c739 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC1Init()
764 tmpccer |= TIM_OCInitStruct->TIM_OutputState; in TIM_OC1Init()
822 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC2Init()
848 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4); in TIM_OC2Init()
915 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC3Init()
940 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8); in TIM_OC3Init()
996 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC4Init()
1022 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12); in TIM_OC4Init()
1055 TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable; in TIM_OCStructInit()
/bsp/mm32l3xx/Libraries/MM32L3xx/HAL_lib/src/
A DHAL_tim.c274 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC1Init()
299 tmpccer |= TIM_OCInitStruct->TIM_OutputState; in TIM_OC1Init()
355 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC2Init()
380 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4); in TIM_OC2Init()
436 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC3Init()
461 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8); in TIM_OC3Init()
517 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC4Init()
542 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12); in TIM_OC4Init()
737 TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable; in TIM_OCStructInit()
/bsp/mm32f103x/Libraries/MM32F103/HAL_lib/src/
A DHAL_tim.c274 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC1Init()
299 tmpccer |= TIM_OCInitStruct->TIM_OutputState; in TIM_OC1Init()
355 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC2Init()
380 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4); in TIM_OC2Init()
436 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC3Init()
461 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8); in TIM_OC3Init()
517 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC4Init()
542 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12); in TIM_OC4Init()
737 TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable; in TIM_OCStructInit()
/bsp/mm32f327x/Libraries/MM32F327x/HAL_Lib/Src/
A Dhal_tim.c114 ((u32)init_struct->TIM_OCPolarity) | ((u32)init_struct->TIM_OutputState)); in TIM_OC1Init()
137 (init_struct->TIM_OCPolarity << 4) | (init_struct->TIM_OutputState << 4)); in TIM_OC2Init()
160 (init_struct->TIM_OCPolarity << 8) | (init_struct->TIM_OutputState << 8)); in TIM_OC3Init()
183 (init_struct->TIM_OCPolarity << 12) | (init_struct->TIM_OutputState << 12)); in TIM_OC4Init()
290 init_struct->TIM_OutputState = TIM_OutputState_Disable; in TIM_OCStructInit()
1620 (init_struct->TIM_OCPolarity << 16) | (init_struct->TIM_OutputState << 16)); in TIM_OC5Init()
/bsp/airm2m/air32f103/libraries/AIR32F10xLib/src/
A Dair32f10x_tim.c247 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC1Init()
272 tmpccer |= TIM_OCInitStruct->TIM_OutputState; in TIM_OC1Init()
329 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC2Init()
355 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4); in TIM_OC2Init()
411 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC3Init()
436 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8); in TIM_OC3Init()
490 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC4Init()
516 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12); in TIM_OC4Init()
716 TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable; in TIM_OCStructInit()
/bsp/ft32/libraries/FT32F0xx/FT32F0xx_Driver/Src/
A Dft32f0xx_tim.c528 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC1Init()
553 tmpccer |= TIM_OCInitStruct->TIM_OutputState; in TIM_OC1Init()
610 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC2Init()
636 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4); in TIM_OC2Init()
702 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC3Init()
727 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8); in TIM_OC3Init()
782 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC4Init()
808 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12); in TIM_OC4Init()
841 TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable; in TIM_OCStructInit()
/bsp/mm32l07x/Libraries/MM32L0xx/HAL_lib/src/
A DHAL_tim.c747 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC1Init()
772 tmpccer |= TIM_OCInitStruct->TIM_OutputState; in TIM_OC1Init()
830 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC2Init()
856 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4); in TIM_OC2Init()
923 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC3Init()
948 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8); in TIM_OC3Init()
1004 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC4Init()
1030 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12); in TIM_OC4Init()
1063 TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable; in TIM_OCStructInit()
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/src/
A Dhk32f0xx_tim.c749 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC1Init()
774 tmpccer |= TIM_OCInitStruct->TIM_OutputState; in TIM_OC1Init()
832 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC2Init()
858 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4); in TIM_OC2Init()
925 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC3Init()
950 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8); in TIM_OC3Init()
1006 assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState)); in TIM_OC4Init()
1032 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12); in TIM_OC4Init()
1065 TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable; in TIM_OCStructInit()
/bsp/wch/arm/Libraries/CH32F10x_StdPeriph_Driver/StdPeriph_Driver/src/
A Dch32f10x_tim.c112 tmpccer |= TIM_OCInitStruct->TIM_OutputState; in TIM_OC1Init()
156 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4); in TIM_OC2Init()
198 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8); in TIM_OC3Init()
239 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12); in TIM_OC4Init()
382 TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable; in TIM_OCStructInit()
/bsp/wch/risc-v/Libraries/CH32V10x_StdPeriph_Driver/StdPeriph_Driver/src/
A Dch32v10x_tim.c125 tmpccer |= TIM_OCInitStruct->TIM_OutputState; in TIM_OC1Init()
172 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4); in TIM_OC2Init()
217 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8); in TIM_OC3Init()
261 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12); in TIM_OC4Init()
419 TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable; in TIM_OCStructInit()
/bsp/wch/arm/Libraries/CH32F20x_StdPeriph_Driver/StdPeriph_Driver/src/
A Dch32f20x_tim.c148 tmpccer |= TIM_OCInitStruct->TIM_OutputState; in TIM_OC1Init()
192 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4); in TIM_OC2Init()
234 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8); in TIM_OC3Init()
275 tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12); in TIM_OC4Init()
418 TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable; in TIM_OCStructInit()
/bsp/wch/arm/Libraries/ch32_drivers/
A Ddrv_pwm_ch32f10x.c307 TIM_OCInitType.TIM_OutputState = TIM_OutputState_Enable; in ch32f1_pwm_device_set()
A Ddrv_pwm_ch32f20x.c428 TIM_OCInitType.TIM_OutputState = TIM_OutputState_Enable; in ch32f2_pwm_device_set()
/bsp/wch/arm/Libraries/CH32F10x_StdPeriph_Driver/StdPeriph_Driver/inc/
A Dch32f10x_tim.h50 uint16_t TIM_OutputState; /*!< Specifies the TIM Output Compare state. member
/bsp/wch/arm/Libraries/CH32F20x_StdPeriph_Driver/StdPeriph_Driver/inc/
A Dch32f20x_tim.h50 uint16_t TIM_OutputState; /* Specifies the TIM Output Compare state. member
/bsp/wch/risc-v/Libraries/CH32V10x_StdPeriph_Driver/StdPeriph_Driver/inc/
A Dch32v10x_tim.h52 uint16_t TIM_OutputState; /* Specifies the TIM Output Compare state. member
/bsp/mm32f327x/Libraries/MM32F327x/HAL_Lib/Inc/
A Dhal_tim.h518 …TIMOUTPUTSTATE_Typedef TIM_OutputState; ///< Specifies the TIM Output Compare … member
/bsp/wch/risc-v/Libraries/ch32_drivers/
A Ddrv_pwm.c871 TIM_OCInitType.TIM_OutputState = TIM_OutputState_Enable; in ch32_pwm_device_set()
/bsp/airm2m/air32f103/libraries/AIR32F10xLib/inc/
A Dair32f10x_tim.h63 uint16_t TIM_OutputState; /*!< Specifies the TIM Output Compare state. member
/bsp/ft32/libraries/FT32F0xx/FT32F0xx_Driver/Inc/
A Dft32f0xx_tim.h70 uint16_t TIM_OutputState; /*!< Specifies the TIM Output Compare state. member
/bsp/tkm32F499/Libraries/Hal_lib/inc/
A DHAL_tim.h82 uint16_t TIM_OutputState; /*!< Specifies the TIM Output Compare state. member
/bsp/mm32l07x/Libraries/MM32L0xx/HAL_lib/inc/
A DHAL_tim.h82 uint16_t TIM_OutputState; /*!< Specifies the TIM Output Compare state. member
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/inc/
A Dhk32f0xx_tim.h69 uint16_t TIM_OutputState; /*!< Specifies the TIM Output Compare state. member
/bsp/mm32l3xx/Libraries/MM32L3xx/HAL_lib/inc/
A DHAL_tim.h61 uint16_t TIM_OutputState; member
/bsp/mm32f103x/Libraries/MM32F103/HAL_lib/inc/
A DHAL_tim.h61 uint16_t TIM_OutputState; member

Completed in 100 milliseconds