Home
last modified time | relevance | path

Searched refs:TXRDY (Results 1 – 15 of 15) sorted by relevance

/bsp/at91/at91sam9260/drivers/
A Dboard.c140 #define TXRDY (1 << 1) macro
182 while (!(DBGU->CSR & TXRDY)); in at91_usart_putc()
A Dusart.c18 #define TXRDY (1 << 1) macro
187 while (!(uart->port->CSR & TXRDY)); in at91_usart_putc()
/bsp/microchip/same70/bsp/same70b/include/component/
A Duart.h169 … uint32_t TXRDY:1; /**< bit: 1 Enable TXRDY Interrupt */ member
218 … uint32_t TXRDY:1; /**< bit: 1 Disable TXRDY Interrupt */ member
267 … uint32_t TXRDY:1; /**< bit: 1 Disable TXRDY Interrupt */ member
316 … uint32_t TXRDY:1; /**< bit: 1 Transmitter Ready */ member
A Di2sc.h219 … uint32_t TXRDY:1; /**< bit: 5 Transmit Ready */ member
347 … uint32_t TXRDY:1; /**< bit: 5 Transmit Ready Interrupt Enable */ member
383 … uint32_t TXRDY:1; /**< bit: 5 Transmit Ready Interrupt Disable */ member
419 … uint32_t TXRDY:1; /**< bit: 5 Transmit Ready Interrupt Disable */ member
A Ddacc.h405 …uint32_t TXRDY:2; /**< bit: 0..1 Transmit Ready Interrupt Enable of channel x… member
452 …uint32_t TXRDY:2; /**< bit: 0..1 Transmit Ready Interrupt Disable of channel … member
499 …uint32_t TXRDY:2; /**< bit: 0..1 Transmit Ready Interrupt Mask of channel x */ member
546 …uint32_t TXRDY:2; /**< bit: 0..1 Transmit Ready Interrupt Flag of channel x */ member
A Dssc.h552 … uint32_t TXRDY:1; /**< bit: 0 Transmit Ready */ member
621 … uint32_t TXRDY:1; /**< bit: 0 Transmit Ready Interrupt Enable */ member
681 … uint32_t TXRDY:1; /**< bit: 0 Transmit Ready Interrupt Disable */ member
741 … uint32_t TXRDY:1; /**< bit: 0 Transmit Ready Interrupt Mask */ member
A Dtwihs.h323 …uint32_t TXRDY:1; /**< bit: 2 Transmit Holding Register Ready (cleared by … member
420 …uint32_t TXRDY:1; /**< bit: 2 Transmit Holding Register Ready Interrupt En… member
505 …uint32_t TXRDY:1; /**< bit: 2 Transmit Holding Register Ready Interrupt Di… member
590 …uint32_t TXRDY:1; /**< bit: 2 Transmit Holding Register Ready Interrupt Ma… member
A Dhsmci.h495 …uint32_t TXRDY:1; /**< bit: 2 Transmit Ready (cleared by writing in HSMCI_… member
612 … uint32_t TXRDY:1; /**< bit: 2 Transmit Ready Interrupt Enable */ member
729 … uint32_t TXRDY:1; /**< bit: 2 Transmit Ready Interrupt Disable */ member
846 … uint32_t TXRDY:1; /**< bit: 2 Transmit Ready Interrupt Mask */ member
A Dusart.h381 … uint32_t TXRDY:1; /**< bit: 1 TXRDY Interrupt Enable */ member
590 … uint32_t TXRDY:1; /**< bit: 1 TXRDY Interrupt Disable */ member
800 … uint32_t TXRDY:1; /**< bit: 1 TXRDY Interrupt Mask */ member
1010 …uint32_t TXRDY:1; /**< bit: 1 Transmitter Ready (cleared by writing US_THR… member
/bsp/ti/c28x/libraries/tms320f28379d/common/source/
A DF2837xD_sci_io.c148 while(SciaRegs.SCICTL2.bit.TXRDY != 1) in SCI_write()
/bsp/samd21/sam_d2x_asflib/sam0/utils/cmsis/samd21/include/component/
A Di2s.h219 uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x Interrupt Enable */ member
283 uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x Interrupt Enable */ member
347 __I uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x */ member
/bsp/ti/c28x/libraries/tms320f28379d/headers/include/
A DF2837xD_sci.h110 Uint16 TXRDY:1; // 7 Transmitter ready flag member
/bsp/microchip/samd51-seeed-wio-terminal/bsp/samd51a/include/component/
A Di2s.h200 uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x Interrupt Enable */ member
264 uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x Interrupt Enable */ member
328 __I uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x */ member
/bsp/microchip/samd51-adafruit-metro-m4/bsp/samd51a/include/component/
A Di2s.h200 uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x Interrupt Enable */ member
264 uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x Interrupt Enable */ member
328 __I uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x */ member
/bsp/microchip/same54/bsp/include/component/
A Di2s.h200 uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x Interrupt Enable */ member
264 uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x Interrupt Enable */ member
328 __I uint16_t TXRDY:2; /*!< bit: 8.. 9 Transmit Ready x */ member

Completed in 88 milliseconds