Home
last modified time | relevance | path

Searched refs:UART_BUSY_TIMEOUT (Results 1 – 6 of 6) sorted by relevance

/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/src/drivers/
A Ddw_uart_ll.c32 while ((uart_base->USR & DW_UART_USR_BUSY_SET) && (timecount < UART_BUSY_TIMEOUT)) { in dw_uart_wait_idle()
36 if (timecount >= UART_BUSY_TIMEOUT) { in dw_uart_wait_idle()
53 if (timecount >= UART_BUSY_TIMEOUT) { in dw_uart_wait_timeout()
/bsp/thead-smart/drivers/
A Dck_usart.c30 while ((addr->USR & USR_UART_BUSY) && (timecount < UART_BUSY_TIMEOUT)) {\
33 if (timecount >= UART_BUSY_TIMEOUT) {\
339 if (timecount >= UART_BUSY_TIMEOUT) in csi_usart_putchar()
448 if (timecount >= UART_BUSY_TIMEOUT) in ck_usart_intr_recv_line()
539 if (timecount >= UART_BUSY_TIMEOUT) in ck_usart_intr_char_timeout()
968 if (timecount >= UART_BUSY_TIMEOUT) in csi_usart_flush()
978 if (timecount >= UART_BUSY_TIMEOUT) in csi_usart_flush()
A Dck_usart.h23 #define UART_BUSY_TIMEOUT 1000000 macro
/bsp/ck802/libraries/common/usart/
A Ddw_usart.h30 #define UART_BUSY_TIMEOUT 1000000 macro
A Ddw_usart.c39 while ((addr->USR & USR_UART_BUSY) && (timecount < UART_BUSY_TIMEOUT)) {\
42 if (timecount >= UART_BUSY_TIMEOUT) {\
/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/include/
A Ddw_uart_ll.h270 #define UART_BUSY_TIMEOUT 0x70000000U macro

Completed in 16 milliseconds