Home
last modified time | relevance | path

Searched refs:UART_FR_TXFE (Results 1 – 19 of 19) sorted by relevance

/bsp/tm4c123bsp/libraries/TivaWare_C_series/tm4c123_driverlib/src/
A Duart.c1928 while((HWREG(ui32Base + UART_O_FR) & (UART_FR_TXFE | UART_FR_BUSY)) != in UART9BitAddrSend()
1929 UART_FR_TXFE) in UART9BitAddrSend()
1948 while((HWREG(ui32Base + UART_O_FR) & (UART_FR_TXFE | UART_FR_BUSY)) != in UART9BitAddrSend()
1949 UART_FR_TXFE) in UART9BitAddrSend()
/bsp/msp432e401y-LaunchPad/libraries/msp432e4/driverlib/
A Duart.c1830 while ((HWREG(ui32Base + UART_O_FR) & (UART_FR_TXFE | UART_FR_BUSY)) != in UART9BitAddrSend()
1831 UART_FR_TXFE) in UART9BitAddrSend()
1850 while ((HWREG(ui32Base + UART_O_FR) & (UART_FR_TXFE | UART_FR_BUSY)) != in UART9BitAddrSend()
1851 UART_FR_TXFE) in UART9BitAddrSend()
/bsp/tm4c129x/libraries/driverlib/
A Duart.c1969 while((HWREG(ui32Base + UART_O_FR) & (UART_FR_TXFE | UART_FR_BUSY)) != in UART9BitAddrSend()
1970 UART_FR_TXFE) in UART9BitAddrSend()
1989 while((HWREG(ui32Base + UART_O_FR) & (UART_FR_TXFE | UART_FR_BUSY)) != in UART9BitAddrSend()
1990 UART_FR_TXFE) in UART9BitAddrSend()
/bsp/msp432e401y-LaunchPad/libraries/msp432e4/driverlib/inc/
A Dhw_uart.h103 #define UART_FR_TXFE 0x00000080 // UART Transmit FIFO Empty macro
/bsp/tm4c123bsp/libraries/TivaWare_C_series/tm4c123_driverlib/driverlib/inc/
A Dhw_uart.h105 #define UART_FR_TXFE 0x00000080 // UART Transmit FIFO Empty macro
A Dtm4c123gh6pm.h2834 #define UART_FR_TXFE 0x00000080 // UART Transmit FIFO Empty macro
A Dtm4c123gh6pz.h3297 #define UART_FR_TXFE 0x00000080 // UART Transmit FIFO Empty macro
/bsp/tm4c129x/libraries/inc/
A Dhw_uart.h105 #define UART_FR_TXFE 0x00000080 // UART Transmit FIFO Empty macro
A Dtm4c1294ncpdt.h3149 #define UART_FR_TXFE 0x00000080 // UART Transmit FIFO Empty macro
/bsp/lm3s9b9x/Libraries/inc/
A Dhw_uart.h93 #define UART_FR_TXFE 0x00000080 // UART Transmit FIFO Empty macro
/bsp/lm3s8962/Libraries/inc/
A Dhw_uart.h93 #define UART_FR_TXFE 0x00000080 // UART Transmit FIFO Empty macro
/bsp/lm4f232/Libraries/inc/
A Dhw_uart.h93 #define UART_FR_TXFE 0x00000080 // UART Transmit FIFO Empty macro
/bsp/lm4f232/Libraries/driverlib/
A Duart.c1899 while(HWREG(ulBase + UART_O_FR) & (UART_FR_TXFE | UART_FR_BUSY)) in UART9BitAddrSend()
1918 while(HWREG(ulBase + UART_O_FR) & (UART_FR_TXFE | UART_FR_BUSY)) in UART9BitAddrSend()
/bsp/lm3s9b9x/Libraries/driverlib/
A Duart.c1899 while(HWREG(ulBase + UART_O_FR) & (UART_FR_TXFE | UART_FR_BUSY)) in UART9BitAddrSend()
1918 while(HWREG(ulBase + UART_O_FR) & (UART_FR_TXFE | UART_FR_BUSY)) in UART9BitAddrSend()
/bsp/lm3s8962/Libraries/driverlib/
A Duart.c1899 while(HWREG(ulBase + UART_O_FR) & (UART_FR_TXFE | UART_FR_BUSY)) in UART9BitAddrSend()
1918 while(HWREG(ulBase + UART_O_FR) & (UART_FR_TXFE | UART_FR_BUSY)) in UART9BitAddrSend()
/bsp/acm32/acm32f0x0-nucleo/libraries/HAL_Driver/Inc/
A DHAL_UART.h19 #define UART_FR_TXFE BIT7 macro
/bsp/acm32/acm32f4xx-nucleo/libraries/HAL_Driver/Inc/
A DHAL_UART.h19 #define UART_FR_TXFE BIT7 macro
/bsp/msp432e401y-LaunchPad/libraries/msp432e4/inc/
A Dmsp432e401y.h2552 #define UART_FR_TXFE 0x00000080 // UART Transmit FIFO Empty macro
A Dmsp432e411y.h2659 #define UART_FR_TXFE 0x00000080 // UART Transmit FIFO Empty macro

Completed in 863 milliseconds