Searched refs:UART_INPUT_CLK (Results 1 – 3 of 3) sorted by relevance
21 #define UART_INPUT_CLK 25000000 macro
135 clock_divisor = DIV_ROUND_CLOSEST(UART_INPUT_CLK, 16 * serial->config.baud_rate); in dw8250_uart_configure()
60 #define UART_INPUT_CLK 24000000 macro175 rate = UART_INPUT_CLK / 16 / serial->config.baud_rate; in dw8250_uart_configure()
Completed in 10 milliseconds