Home
last modified time | relevance | path

Searched refs:UDMA_STAT_STATE_WR_CTRL (Results 1 – 11 of 11) sorted by relevance

/bsp/msp432e401y-LaunchPad/libraries/msp432e4/driverlib/inc/
A Dhw_udma.h93 #define UDMA_STAT_STATE_WR_CTRL 0x00000070 // Writing channel controller data macro
/bsp/tm4c123bsp/libraries/TivaWare_C_series/tm4c123_driverlib/driverlib/inc/
A Dhw_udma.h96 #define UDMA_STAT_STATE_WR_CTRL 0x00000070 // Writing channel controller data macro
A Dtm4c123gh6pm.h11332 #define UDMA_STAT_STATE_WR_CTRL 0x00000070 // Writing channel controller data macro
A Dtm4c123gh6pz.h12042 #define UDMA_STAT_STATE_WR_CTRL 0x00000070 // Writing channel controller data macro
/bsp/lm3s9b9x/Libraries/inc/
A Dhw_udma.h81 #define UDMA_STAT_STATE_WR_CTRL 0x00000070 // Writing channel controller data macro
/bsp/lm3s8962/Libraries/inc/
A Dhw_udma.h81 #define UDMA_STAT_STATE_WR_CTRL 0x00000070 // Writing channel controller data macro
/bsp/lm4f232/Libraries/inc/
A Dhw_udma.h81 #define UDMA_STAT_STATE_WR_CTRL 0x00000070 // Writing channel controller data macro
/bsp/tm4c129x/libraries/inc/
A Dhw_udma.h96 #define UDMA_STAT_STATE_WR_CTRL 0x00000070 // Writing channel controller data macro
A Dtm4c1294ncpdt.h14137 #define UDMA_STAT_STATE_WR_CTRL 0x00000070 // Writing channel controller data macro
/bsp/msp432e401y-LaunchPad/libraries/msp432e4/inc/
A Dmsp432e401y.h13618 #define UDMA_STAT_STATE_WR_CTRL 0x00000070 // Writing channel controller data macro
A Dmsp432e411y.h14026 #define UDMA_STAT_STATE_WR_CTRL 0x00000070 // Writing channel controller data macro

Completed in 272 milliseconds