Home
last modified time | relevance | path

Searched refs:US_CSR (Results 1 – 8 of 8) sorted by relevance

/bsp/sam7x/drivers/
A Dserial.c36 REG32 US_CSR; // Channel Status Register member
276 while (!(serial->hw_base->US_CSR & AT91C_US_RXRDY)); in rt_serial_read()
307 while (!(serial->hw_base->US_CSR & AT91C_US_TXRDY)); in rt_serial_write()
312 while (!(serial->hw_base->US_CSR & AT91C_US_TXRDY)); in rt_serial_write()
325 while (!(serial->hw_base->US_CSR & AT91C_US_TXRDY)); in rt_serial_write()
A Dboard.c115 while (!(AT91C_BASE_US0->US_CSR & AT91C_US_TXRDY)); in rt_hw_console_output()
120 while (!(AT91C_BASE_US0->US_CSR & AT91C_US_TXRDY)); in rt_hw_console_output()
A DAT91SAM7X256.h945 AT91_REG US_CSR; // Channel Status Register member
974 #define US_CSR (AT91_CAST(AT91_REG *) 0x00000014) // (US_CSR) Channel Status Register macro
/bsp/microchip/same70/bsp/hri/
A Dhri_usart_e70b.h930 return (((Usart *)hw)->US_CSR & US_CSR_RXRDY) > 0; in hri_usart_get_US_CSR_RXRDY_bit()
935 return (((Usart *)hw)->US_CSR & US_CSR_TXRDY) > 0; in hri_usart_get_US_CSR_TXRDY_bit()
945 return (((Usart *)hw)->US_CSR & US_CSR_OVRE) > 0; in hri_usart_get_US_CSR_OVRE_bit()
965 return (((Usart *)hw)->US_CSR & US_CSR_TXEMPTY) > 0; in hri_usart_get_US_CSR_TXEMPTY_bit()
980 return (((Usart *)hw)->US_CSR & US_CSR_RIIC) > 0; in hri_usart_get_US_CSR_RIIC_bit()
985 return (((Usart *)hw)->US_CSR & US_CSR_DSRIC) > 0; in hri_usart_get_US_CSR_DSRIC_bit()
990 return (((Usart *)hw)->US_CSR & US_CSR_DCDIC) > 0; in hri_usart_get_US_CSR_DCDIC_bit()
1000 return (((Usart *)hw)->US_CSR & US_CSR_USART_RI) > 0; in hri_usart_get_US_CSR_USART_RI_bit()
1035 return (((Usart *)hw)->US_CSR & US_CSR_SPI_NSS) > 0; in hri_usart_get_US_CSR_SPI_NSS_bit()
1131 tmp = ((Usart *)hw)->US_CSR; in hri_usart_get_US_CSR_reg()
[all …]
/bsp/at91/at91sam9g45/drivers/
A Dusart.c33 status = uart->port->US_CSR; in rt_at91_usart_handler()
143 while (!(uart->port->US_CSR & AT91C_US_TXRDY)); in at91_usart_putc()
154 if (uart->port->US_CSR & AT91C_US_RXRDY) in at91_usart_getc()
/bsp/avr32/software_framework/utils/libs/newlib_addons/include/
A Dnlao_usart.h82 #define US_CSR 0x0014 macro
/bsp/microchip/same70/bsp/same70b/include/component/
A Dusart.h1989 __I uint32_t US_CSR; /**< (USART Offset: 0x14) Channel Status Register */ member
2028 …__I US_CSR_Type US_CSR; /**< Offset: 0x14 (R/ 32) Channel Status Reg… member
/bsp/at91/at91sam9g45/platform/
A Dat91sam9g45.h2644 AT91C_REG US_CSR; // Channel Status Register member
2679 #define US_CSR (AT91C_CAST(AT91C_REG *) 0x00000014) // (US_CSR) Channel Status Register macro

Completed in 710 milliseconds