Searched refs:XEMACPS_DMACR_OFFSET (Results 1 – 6 of 6) sorted by relevance
| /bsp/zynqmp-r5-axu4ev/drivers/Zynq_HAL_Driver/emacps_v3_11/ |
| A D | xemacps_control.c | 508 XEMACPS_DMACR_OFFSET); in XEmacPs_SetOptions()
516 XEMACPS_DMACR_OFFSET, Reg); in XEmacPs_SetOptions()
542 XEMACPS_DMACR_OFFSET); in XEmacPs_SetOptions()
545 XEMACPS_DMACR_OFFSET, Reg); in XEmacPs_SetOptions()
673 XEMACPS_DMACR_OFFSET); in XEmacPs_ClearOptions()
681 XEMACPS_DMACR_OFFSET, Reg); in XEmacPs_ClearOptions()
707 XEMACPS_DMACR_OFFSET); in XEmacPs_ClearOptions()
710 XEMACPS_DMACR_OFFSET, Reg); in XEmacPs_ClearOptions()
1126 XEMACPS_DMACR_OFFSET); in XEmacPs_DMABLengthUpdate()
1130 XEmacPs_WriteReg(InstancePtr->Config.BaseAddress, XEMACPS_DMACR_OFFSET, in XEmacPs_DMABLengthUpdate()
|
| A D | xemacps.c | 339 XEMACPS_DMACR_OFFSET, in XEmacPs_Reset()
350 XEmacPs_WriteReg(InstancePtr->Config.BaseAddress, XEMACPS_DMACR_OFFSET, in XEmacPs_Reset()
351 (XEmacPs_ReadReg(InstancePtr->Config.BaseAddress, XEMACPS_DMACR_OFFSET) | in XEmacPs_Reset()
|
| A D | xemacps_hw.h | 117 #define XEMACPS_DMACR_OFFSET 0x00000010U /**< DMA Control reg */ macro
|
| A D | xemacps.h | 731 XEMACPS_DMACR_OFFSET) & XEMACPS_DMACR_TCPCKSUM_MASK) != 0U \
|
| /bsp/zynqmp-r5-axu4ev/drivers/Zynq_HAL_Driver/xemacpsif/ |
| A D | xemacpsif.c | 379 XEMACPS_DMACR_OFFSET); in low_level_init()
382 XEMACPS_DMACR_OFFSET, dmacrreg); in low_level_init()
426 XEMACPS_DMACR_OFFSET); in HandleEmacPsError()
429 XEMACPS_DMACR_OFFSET, dmacrreg); in HandleEmacPsError()
|
| /bsp/zynqmp-r5-axu4ev/drivers/ |
| A D | drv_eth.c | 167 XEMACPS_DMACR_OFFSET); in rt_zynqmp_eth_init()
170 XEMACPS_DMACR_OFFSET, dmacrreg); in rt_zynqmp_eth_init()
|
Completed in 23 milliseconds