Searched refs:__CLKDIV__ (Results 1 – 8 of 8) sorted by relevance
78 #define IS_ADC_CLKDIV(__CLKDIV__) (((__CLKDIV__) == ADC_CLKDIV_1) ||\ argument79 ((__CLKDIV__) == ADC_CLKDIV_2) ||\80 ((__CLKDIV__) == ADC_CLKDIV_3) ||\81 ((__CLKDIV__) == ADC_CLKDIV_4) ||\82 ((__CLKDIV__) == ADC_CLKDIV_5) ||\83 ((__CLKDIV__) == ADC_CLKDIV_6) ||\84 ((__CLKDIV__) == ADC_CLKDIV_7) ||\85 ((__CLKDIV__) == ADC_CLKDIV_8) ||\86 ((__CLKDIV__) == ADC_CLKDIV_9) ||\87 ((__CLKDIV__) == ADC_CLKDIV_10) ||\[all …]
100 #define IS_SPI_CLKDIV(__CLKDIV__) (((__CLKDIV__) == SPI_CLKDIV_2) ||\ argument101 ((__CLKDIV__) == SPI_CLKDIV_4) ||\102 ((__CLKDIV__) == SPI_CLKDIV_8) ||\103 ((__CLKDIV__) == SPI_CLKDIV_16) ||\104 ((__CLKDIV__) == SPI_CLKDIV_32) ||\105 ((__CLKDIV__) == SPI_CLKDIV_64) ||\106 ((__CLKDIV__) == SPI_CLKDIV_128))
99 #define IS_PWM_CLKDIV(__CLKDIV__) (((__CLKDIV__) == PWM_CLKDIV_2) ||\ argument100 ((__CLKDIV__) == PWM_CLKDIV_4) ||\101 ((__CLKDIV__) == PWM_CLKDIV_8) ||\102 ((__CLKDIV__) == PWM_CLKDIV_16))
151 #define IS_RTC_CLKDIV(__CLKDIV__) (((__CLKDIV__) == RTC_CLKDIV_1) ||\ argument152 ((__CLKDIV__) == RTC_CLKDIV_4))
126 #define IS_SPI_CLKDIV(__CLKDIV__) (((__CLKDIV__) == SPI_CLKDIV_2) ||\ argument127 ((__CLKDIV__) == SPI_CLKDIV_4) ||\128 ((__CLKDIV__) == SPI_CLKDIV_8) ||\129 ((__CLKDIV__) == SPI_CLKDIV_16) ||\130 ((__CLKDIV__) == SPI_CLKDIV_32) ||\131 ((__CLKDIV__) == SPI_CLKDIV_64) ||\132 ((__CLKDIV__) == SPI_CLKDIV_128))
59 #define IS_PWM_CLKDIV(__CLKDIV__) (((__CLKDIV__) == PWM_CLKDIV_2) ||\ argument60 ((__CLKDIV__) == PWM_CLKDIV_4) ||\61 ((__CLKDIV__) == PWM_CLKDIV_8) ||\62 ((__CLKDIV__) == PWM_CLKDIV_16))
166 #define IS_RTC_CLKDIV(__CLKDIV__) (((__CLKDIV__) == RTC_CLKDIV_1) ||\ argument167 ((__CLKDIV__) == RTC_CLKDIV_4))
3078 #define IS_HRPWM_FAULTSAMPCLK(__CLKDIV__) \ argument3079 (((__CLKDIV__) == HRPWM_FLTSD_DIV1) || \3080 ((__CLKDIV__) == HRPWM_FLTSD_DIV2) || \3081 ((__CLKDIV__) == HRPWM_FLTSD_DIV4) || \3082 ((__CLKDIV__) == HRPWM_FLTSD_DIV8))3377 #define IS_HRPWM_EVENTSAMPCLK(__CLKDIV__) \ argument3378 (((__CLKDIV__) == HRPWM_EEVSD_DIV1) || \3379 ((__CLKDIV__) == HRPWM_EEVSD_DIV2) || \3380 ((__CLKDIV__) == HRPWM_EEVSD_DIV4) || \3381 ((__CLKDIV__) == HRPWM_EEVSD_DIV8))
Completed in 28 milliseconds