Home
last modified time | relevance | path

Searched refs:__PLLLFRQ__ (Results 1 – 2 of 2) sorted by relevance

/bsp/Vango/v85xx/Libraries/VangoV85xx_standard_peripheral/Include/
A Dlib_clk.h232 #define IS_CLK_PLLLFRQ(__PLLLFRQ__) (((__PLLLFRQ__) == CLK_PLLL_26_2144MHz) ||\ argument
233 ((__PLLLFRQ__) == CLK_PLLL_13_1072MHz) ||\
234 ((__PLLLFRQ__) == CLK_PLLL_6_5536MHz) ||\
235 ((__PLLLFRQ__) == CLK_PLLL_3_2768MHz) ||\
236 ((__PLLLFRQ__) == CLK_PLLL_1_6384MHz) ||\
237 ((__PLLLFRQ__) == CLK_PLLL_0_8192MHz) ||\
238 ((__PLLLFRQ__) == CLK_PLLL_0_4096MHz) ||\
239 ((__PLLLFRQ__) == CLK_PLLL_0_2048MHz))
/bsp/Vango/v85xxp/Libraries/VangoV85xxP_standard_peripheral/Include/
A Dlib_clk.h262 #define IS_CLK_PLLLFRQ(__PLLLFRQ__) (((__PLLLFRQ__) == CLK_PLLL_26_2144MHz) ||\ argument
263 ((__PLLLFRQ__) == CLK_PLLL_13_1072MHz) ||\
264 ((__PLLLFRQ__) == CLK_PLLL_6_5536MHz) ||\
265 ((__PLLLFRQ__) == CLK_PLLL_3_2768MHz) ||\
266 ((__PLLLFRQ__) == CLK_PLLL_1_6384MHz) ||\
267 ((__PLLLFRQ__) == CLK_PLLL_0_8192MHz) ||\
268 ((__PLLLFRQ__) == CLK_PLLL_0_4096MHz) ||\
269 ((__PLLLFRQ__) == CLK_PLLL_0_2048MHz))

Completed in 8 milliseconds