Home
last modified time | relevance | path

Searched refs:__SHASX (Results 1 – 25 of 309) sorted by relevance

12345678910>>...13

/bsp/renesas/ra6e2-fpb/ra/arm/CMSIS_6/CMSIS/Core/Include/a-profile/
A Dcmsis_armclang_a.h102 #define __SHASX __builtin_arm_shasx macro
A Dcmsis_clang_a.h98 #define __SHASX __builtin_arm_shasx macro
/bsp/renesas/ra4e2-eco/ra/arm/CMSIS_6/CMSIS/Core/Include/a-profile/
A Dcmsis_armclang_a.h102 #define __SHASX __builtin_arm_shasx macro
A Dcmsis_clang_a.h98 #define __SHASX __builtin_arm_shasx macro
/bsp/fujitsu/mb9x/mb9bf568r/CMSIS/Include/
A Dcore_cm4_simd.h73 #define __SHASX __shasx macro
404 __attribute__( ( always_inline ) ) static __INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/efm32/Libraries/CMSIS/Include/
A Dcore_cm4_simd.h73 #define __SHASX __shasx macro
352 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/msp432e401y-LaunchPad/libraries/Drivers/CMSIS/Include/
A Dcmsis_ccs.h187 #define __SHASX(VAL1, VAL2) ((unsigned int)_shaddsubx(VAL1, VAL2)) macro
/bsp/fujitsu/mb9x/mb9bf618s/CMSIS/Include/
A Dcore_cm4_simd.h87 #define __SHASX __shasx macro
368 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/CME_M7/CMSIS/CMSIS/Include/
A Dcore_cm4_simd.h87 #define __SHASX __shasx macro
368 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/frdm-k64f/device/
A Dcore_cm4_simd.h87 #define __SHASX __shasx macro
368 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/maxim/libraries/MAX32660PeriphDriver/CMSIS/Core/Include/
A Dcore_cm4_simd.h85 #define __SHASX __shasx macro
366 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/mm32l07x/Libraries/CMSIS/IAR_CORE/
A Dcore_cmSimd.h89 #define __SHASX __shasx macro
345 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/mm32l3xx/Libraries/CMSIS/IAR_CORE/
A Dcore_cmSimd.h89 #define __SHASX __shasx macro
345 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/synwit/libraries/SWM320_CSL/CMSIS/CoreSupport/
A Dcore_cmSimd.h89 #define __SHASX __shasx macro
345 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/mm32l07x/Libraries/CMSIS/CORE/
A Dcore_cm4_simd.h87 #define __SHASX __shasx macro
368 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/mm32l3xx/Libraries/CMSIS/KEIL_CORE/
A Dcore_cm4_simd.h87 #define __SHASX __shasx macro
368 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/hk32/libraries/HK32F0xx_StdPeriph_Driver/CMSIS/Core/
A Dcore_cm4_simd.h87 #define __SHASX __shasx macro
368 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/nxp/lpc/lpc43xx/Libraries/CMSIS/Include/
A Dcore_cm4_simd.h87 #define __SHASX __shasx macro
368 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/mm32f103x/Libraries/CMSIS/KEIL_CORE/
A Dcore_cm4_simd.h87 #define __SHASX __shasx macro
368 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/mm32f103x/Libraries/CMSIS/IAR_CORE/
A Dcore_cmSimd.h89 #define __SHASX __shasx macro
345 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/nv32f100x/lib/inc/
A Dcore_cmSimd.h89 #define __SHASX __shasx macro
345 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/xplorer4330/Libraries/CMSIS/Include/
A Dcore_cm4_simd.h87 #define __SHASX __shasx macro
368 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/samd21/sam_d2x_asflib/CMSIS/Include/
A Dcore_cmSimd.h89 #define __SHASX __shasx macro
345 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/apm32/libraries/APM32F4xx_Library/CMSIS/Include/
A Dcore_cmSimd.h89 #define __SHASX __shasx macro
345 __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
/bsp/acm32/acm32f0x0-nucleo/libraries/CMSIS/
A Dcmsis_armcc.h687 #define __SHASX __shasx macro

Completed in 70 milliseconds

12345678910>>...13