Home
last modified time | relevance | path

Searched refs:a0 (Results 1 – 25 of 115) sorted by relevance

12345

/bsp/bouffalo_lab/libraries/bl_mcu_sdk/drivers/soc/bl808/std/startup/d0/
A Driscv_fpu.S69 li a0, FS_INITIAL
70 csrs mstatus, a0
180 FLOAD f0, REG_F0(a0)
181 FLOAD f1, REG_F1(a0)
182 FLOAD f2, REG_F2(a0)
183 FLOAD f3, REG_F3(a0)
184 FLOAD f4, REG_F4(a0)
185 FLOAD f5, REG_F5(a0)
186 FLOAD f6, REG_F6(a0)
187 FLOAD f7, REG_F7(a0)
[all …]
/bsp/bouffalo_lab/libraries/bl_mcu_sdk/drivers/soc/bl808/std/startup/lp/
A Driscv_fpu.S69 li a0, FS_INITIAL
70 csrs mstatus, a0
180 FLOAD f0, REG_F0(a0)
181 FLOAD f1, REG_F1(a0)
182 FLOAD f2, REG_F2(a0)
183 FLOAD f3, REG_F3(a0)
184 FLOAD f4, REG_F4(a0)
185 FLOAD f5, REG_F5(a0)
186 FLOAD f6, REG_F6(a0)
187 FLOAD f7, REG_F7(a0)
[all …]
/bsp/bouffalo_lab/libraries/bl_mcu_sdk/drivers/soc/bl808/std/startup/m0/
A Driscv_fpu.S69 li a0, FS_INITIAL
70 csrs mstatus, a0
180 FLOAD f0, REG_F0(a0)
181 FLOAD f1, REG_F1(a0)
182 FLOAD f2, REG_F2(a0)
183 FLOAD f3, REG_F3(a0)
184 FLOAD f4, REG_F4(a0)
185 FLOAD f5, REG_F5(a0)
186 FLOAD f6, REG_F6(a0)
187 FLOAD f7, REG_F7(a0)
[all …]
/bsp/bouffalo_lab/libraries/bl_mcu_sdk/drivers/soc/bl616/std/startup/
A Driscv_fpu.S69 li a0, FS_INITIAL
70 csrs mstatus, a0
180 FLOAD f0, REG_F0(a0)
181 FLOAD f1, REG_F1(a0)
182 FLOAD f2, REG_F2(a0)
183 FLOAD f3, REG_F3(a0)
184 FLOAD f4, REG_F4(a0)
185 FLOAD f5, REG_F5(a0)
186 FLOAD f6, REG_F6(a0)
187 FLOAD f7, REG_F7(a0)
[all …]
/bsp/loongson/ls1cdev/drivers/
A Dselfboot_gcc.S108 li a0,EXC_GEN
113 li a0, EXC_INT
123 bne a0, s1, 1f
130 bne a0, s1, 1f
140 bne a0, s1, 1f
331 and a0, a0, ~((1<<12) | 7) /* a0 = a0 & ~((1<<12) | 7) */
332 or a0, a0, 2 /* a0 |= 2 */
426 move a1, a0
427 and a0, 0xf
438 addu v0, a0
[all …]
/bsp/cvitek/c906_little/board/
A Dstart.S24 csrr a0, mhartid
26 bne a0, a1, secondary
88 la a0, _data_lma
93 LOAD t0, (a0)
95 addi a0, a0, REGSIZE
101 la a0, _bss
103 bgeu a0, a1, 2f
106 STOR zero, 0x00 (a0)
114 addi a0, a0, REGSIZE * 8
115 bltu a0, a1, 1b
[all …]
/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/src/arch/c920v3/
A Dstartup.S86 or a0, a0,a1
87 csrw mtvec, a0
90 csrr a0, mhartid
101 addi t1, a0, 1
107 addi t1, a0, 1
118 jalr a0
123 jalr a0
135 la a0, pre_main
136 jalr a0
147 ld a0, 0(a0)
[all …]
/bsp/thead-smart/drivers/
A Dstartup_gcc.S85 ori a0, a0, 3
86 csrw mtvec, a0
87 la a0, __Vectors
88 csrw mtvt, a0
93 la a0, __erodata
98 lw t0, (a0)
100 addi a0, a0, 4
108 bgeu a0, a1, 2f
110 sw zero, (a0)
111 addi a0, a0, 4
[all …]
/bsp/hifive1/freedom-e-sdk/bsp/env/
A Dstart.S26 la a0, _data_lma
31 lw t0, (a0)
33 addi a0, a0, 4
41 bgeu a0, a1, 2f
43 sw zero, (a0)
44 addi a0, a0, 4
45 bltu a0, a1, 1b
67 csrr a0, mhartid
68 bnez a0, 2f
80 li a0, 0
[all …]
/bsp/sparkfun-redv/freedom-e-sdk/bsp/env/
A Dstart.S26 la a0, _data_lma
31 lw t0, (a0)
33 addi a0, a0, 4
41 bgeu a0, a1, 2f
43 sw zero, (a0)
44 addi a0, a0, 4
45 bltu a0, a1, 1b
67 csrr a0, mhartid
68 bnez a0, 2f
80 li a0, 0
[all …]
/bsp/bluetrum/libraries/hal_libraries/bmsis/source/
A Dstartup.S16 la a0, __comm_vma
22 la a0, __ram1_vma
37 la a0, __bss_start
44 la a0, __comm_vma
69 # sw a0, 3*4(sp)
72 # andi a0, a0, 1
76 la a0, 0f
77 sw a0, EPC(zero)
80 sw a0, 0(sp)
84 # lw a0, 3*4(sp)
[all …]
/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/src/arch/r910/
A Dstartup.S88 or a0, a0,a1
89 csrw mtvec, a0
92 csrr a0, mhartid
103 addi t1, a0, 1
109 addi t1, a0, 1
119 la a0, SystemInit
120 jalr a0
125 jalr a0
138 jalr a0
149 ld a0, 0(a0)
[all …]
/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/src/arch/c907/
A Dstartup.S88 or a0, a0,a1
89 csrw mtvec, a0
92 csrr a0, mhartid
103 addi t1, a0, 1
109 addi t1, a0, 1
119 la a0, SystemInit
120 jalr a0
125 jalr a0
138 jalr a0
149 ld a0, 0(a0)
[all …]
/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/src/arch/c908v/
A Dstartup.S88 or a0, a0,a1
89 csrw mtvec, a0
92 csrr a0, mhartid
103 addi t1, a0, 1
109 addi t1, a0, 1
119 la a0, SystemInit
120 jalr a0
125 jalr a0
138 jalr a0
149 ld a0, 0(a0)
[all …]
/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/src/arch/c910v3/
A Dstartup.S88 or a0, a0,a1
89 csrw mtvec, a0
92 csrr a0, mhartid
103 addi t1, a0, 1
109 addi t1, a0, 1
119 la a0, SystemInit
120 jalr a0
125 jalr a0
138 jalr a0
149 ld a0, 0(a0)
[all …]
/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/src/arch/r920/
A Dstartup.S88 or a0, a0,a1
89 csrw mtvec, a0
92 csrr a0, mhartid
103 addi t1, a0, 1
109 addi t1, a0, 1
119 la a0, SystemInit
120 jalr a0
125 jalr a0
138 jalr a0
149 ld a0, 0(a0)
[all …]
/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/src/arch/r908/
A Dstartup.S181 ori a0, a0, 3
185 csrw mtvt, a0
189 or a0, a0,a1
194 csrr a0, mhartid
205 addi t1, a0, 1
211 addi t1, a0, 1
222 jalr a0
227 jalr a0
240 jalr a0
251 ld a0, 0(a0)
[all …]
/bsp/m16c62p/drivers/
A Dstart_gcc.S28 mov.w #0x000a,a0 /* Write enable in protect register */
29 mov.b #0xff,[a0]
32 mov.b #0x05,[a0]
35 mov.b #0x88,[a0]
37 mov.w #0x08,a0 /* Enable all the CS signals with wait */
38 mov.b #0x0F,[a0]
40 mov.w #0x0a,a0 /* write disable in protect register */
41 mov.b #0x00,[a0]
72 mov.w #_ebss, a0 /* store the end address of bss in A0 */
73 sub.w a1,a0 /* (A0 = A0-A1) */
[all …]
/bsp/wch/risc-v/ch569w-evt/board/
A Dstartup_gcc.S136 la a0, _data_lma
141 lw t0, (a0)
143 addi a0, a0, 4
148 la a0, _sbss
150 bgeu a0, a1, 2f
152 sw zero, (a0)
153 addi a0, a0, 4
154 bltu a0, a1, 1b
160 bgeu a0, a1, 2f
162 sw zero, (a0)
[all …]
/bsp/core-v-mcu/Libraries/core_v_hal_libraries/bmsis/core-v-mcu/source/
A Dcrt0.S50 and a0, a0, 0
51 csrw mie, a0 // disable interrupts
52 csrr a0, mie
54 la a0, __vector_start
55 or a0, a0, 1 /* enable vectored mode (hardcoded anyway for CV32E40P) */
56 csrw mtvec, a0
69 la a0, __libc_fini_array
75 lw a0, 0(sp) /* a0 = argc */
A Dvectors.S77 la a0, no_exception_handler_msg
94 la a0, ecall_msg
99 la a0, ebreak_msg
104 la a0, illegal_insn_msg
109 la a0, unknown_msg
114 csrr a0, mepc
115 addi a0, a0, 4
116 csrw mepc, a0
/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/src/arch/e902/
A Dvectors.S61 sw a0, 16(sp)
73 slli a0, a0, 2
77 add a2, a2, a0
94 lw a0, 16(sp)
158 sw a0, 16(sp)
173 slli a0, a0, 2
177 add a2, a2, a0
269 csrr a0, mepc
275 csrr a0, mtval
280 mv a0, sp
[all …]
/bsp/gd32/risc-v/libraries/GD32VF103_Firmware_Library/RISCV/env_Eclipse/
A Dstart.S169 la a0, _start
176 add a0, a0, a1
177 jr a0
212 la a0, _data_lma
217 lw t0, (a0)
219 addi a0, a0, 4
226 bgeu a0, a1, 2f
228 sw zero, (a0)
229 addi a0, a0, 4
230 bltu a0, a1, 1b
[all …]
/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/src/arch/c906fd/
A Dstartup.S77 la a0, __Vectors
79 or a0, a0,a1
80 csrw mtvec, a0
89 la a0, SystemInit
90 jalr a0
94 la a0, smode_init
95 jalr a0
107 la a0, rtthread_startup
108 jalr a0
/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/src/arch/e907/
A Dvectors.S68 sw a0, 16(sp)
107 slli a0, a0, 2
111 add a2, a2, a0
139 lw a0, 16(sp)
221 sw a0, 16(sp)
262 slli a0, a0, 2
266 add a2, a2, a0
418 csrr a0, mepc
424 csrr a0, mtval
429 mv a0, sp
[all …]

Completed in 642 milliseconds

12345