Home
last modified time | relevance | path

Searched refs:ckdiv (Results 1 – 4 of 4) sorted by relevance

/bsp/microchip/same70/bsp/hpl/twihs/
A Dhpl_twihs.c281 uint8_t ckdiv = 0; /* CWGR_CKDIV */ in _twihs_set_baudrate() local
293 while ((cldiv > 255) && (ckdiv < 7)) { in _twihs_set_baudrate()
295 ckdiv++; in _twihs_set_baudrate()
304 …hri_twihs_write_CWGR_reg(hw, TWIHS_CWGR_CKDIV(ckdiv) | TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(… in _twihs_set_baudrate()
/bsp/microchip/same70/bsp/config/
A Dhpl_twihs_config.h149 #define CONF_TWIHS0_CWGR_CLDIV_CALC(freq, baud, ckdiv) (((freq / (baud * 2)) - 3) / ckdiv) argument
/bsp/hc32/libraries/hc32_drivers/
A Ddrv_usart.c498 uint32_t ckdiv; in hc32_uart_rx_timeout() local
586 ckdiv = 1UL << (stcTmr0Init.u32ClockDiv >> TMR0_BCONR_CKDIVA_POS); in hc32_uart_rx_timeout()
587 cmp_val = ((rtb + ckdiv - 1UL) / ckdiv) - alpha; in hc32_uart_rx_timeout()
A Ddrv_usart_v2.c568 uint32_t ckdiv; in hc32_uart_rx_timeout() local
656 ckdiv = 1UL << (stcTmr0Init.u32ClockDiv >> TMR0_BCONR_CKDIVA_POS); in hc32_uart_rx_timeout()
657 cmp_val = ((rtb + ckdiv - 1UL) / ckdiv) - alpha; in hc32_uart_rx_timeout()

Completed in 18 milliseconds