Home
last modified time | relevance | path

Searched refs:clkDiv (Results 1 – 18 of 18) sorted by relevance

/bsp/synwit/libraries/SWM341_drivers/
A Ddrv_spi.c52 .spi_initstruct.clkDiv = SPI_CLKDIV_16, \
73 .spi_initstruct.clkDiv = SPI_CLKDIV_16, \
157 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_2; in swm_spi_configure()
161 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_4; in swm_spi_configure()
165 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_8; in swm_spi_configure()
169 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_16; in swm_spi_configure()
173 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_32; in swm_spi_configure()
177 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_64; in swm_spi_configure()
181 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_128; in swm_spi_configure()
185 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_256; in swm_spi_configure()
[all …]
/bsp/synwit/libraries/SWM320_drivers/
A Ddrv_spi.c54 .spi_initstruct.clkDiv = SPI_CLKDIV_32, \
73 .spi_initstruct.clkDiv = SPI_CLKDIV_32, \
155 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_4; in swm_spi_configure()
159 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_8; in swm_spi_configure()
163 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_16; in swm_spi_configure()
167 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_32; in swm_spi_configure()
171 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_64; in swm_spi_configure()
175 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_128; in swm_spi_configure()
179 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_256; in swm_spi_configure()
184 spi_cfg->spi_initstruct.clkDiv = SPI_CLKDIV_512; in swm_spi_configure()
/bsp/efm32/Libraries/emlib/src/
A Dem_burtc.c109 EFM_ASSERT((burtcInit->clkDiv >= 1) && (burtcInit->clkDiv <= 128)); in BURTC_Init()
123 presc = BURTC_DivToLog2(burtcInit->clkDiv); in BURTC_Init()
A Dem_lesense.c229 uint32_t clkDiv = 1UL; /* Clock divisor value (2^pcPresc). */ in LESENSE_ScanFreqSet() local
252 while ((refFreq / ((uint32_t)scanFreq * clkDiv) > (pcTop + 1UL)) && in LESENSE_ScanFreqSet()
256 clkDiv = (uint32_t)1UL << pcPresc; in LESENSE_ScanFreqSet()
260 pcTop = ((uint32_t)refFreq / ((uint32_t)scanFreq * clkDiv)) - 1UL; in LESENSE_ScanFreqSet()
275 calcScanFreq = ((uint32_t)refFreq / ((uint32_t)(1UL + pcTop) * clkDiv)); in LESENSE_ScanFreqSet()
393 LESENSE_ClkPresc_TypeDef const clkDiv) in LESENSE_ClkDivSet() argument
404 EFM_ASSERT((uint32_t)clkDiv <= lesenseClkDiv_8); in LESENSE_ClkDivSet()
410 tmp |= ((uint32_t)clkDiv << _LESENSE_TIMCTRL_AUXPRESC_SHIFT); in LESENSE_ClkDivSet()
423 tmp |= ((uint32_t)clkDiv << _LESENSE_TIMCTRL_LFPRESC_SHIFT); in LESENSE_ClkDivSet()
/bsp/rockchip/common/rk_hal/lib/hal/src/cru/
A Dhal_cru_rk2108.c530 uint32_t clkDiv = CLK_GET_DIV(clockName); in HAL_CRU_ClkGetFreq() local
556 freq = pRate / HAL_CRU_ClkGetDiv(clkDiv); in HAL_CRU_ClkGetFreq()
605 if ((clkMux == 0) && (clkDiv == 0)) { in HAL_CRU_ClkGetFreq()
609 if (clkDiv) { in HAL_CRU_ClkGetFreq()
610 freq = pRate / (HAL_CRU_ClkGetDiv(clkDiv)); in HAL_CRU_ClkGetFreq()
629 uint32_t clkDiv = CLK_GET_DIV(clockName), div = 0; in HAL_CRU_ClkSetFreq() local
660 HAL_CRU_ClkSetDiv(clkDiv, div); in HAL_CRU_ClkSetFreq()
715 if ((clkMux == 0) && (clkDiv == 0)) { in HAL_CRU_ClkSetFreq()
723 if (clkDiv) { in HAL_CRU_ClkSetFreq()
724 HAL_CRU_ClkSetDiv(clkDiv, div); in HAL_CRU_ClkSetFreq()
/bsp/ft2004/libraries/bsp/ft_qspi/
A Dft_qspi.c152 rdCfgReg.val.rdSckSel = pConfig->clkDiv; in FQSpi_FlashRead()
197 wrCfgReg.val.wrSckSel = pConfig->clkDiv; in FQSpi_FlashWrite()
258 cmdPortReg.val.sckSel = pConfig->clkDiv; in FQSpi_FlashRegSet()
293 cmdPortReg.val.sckSel = pConfig->clkDiv; in FQSpi_FlashRegSetWithaddr()
331 cmdPortReg.val.sckSel = pConfig->clkDiv; in FQSpi_FlashRegGet()
358 cmdPortReg.val.sckSel = pConfig->clkDiv; in FQSpi_FlashRegGetWithAddr()
419 wrCfgReg.val.wrSckSel = pConfig->clkDiv; in FQSpi_Write()
503 rdCfgReg.val.rdSckSel = pConfig->clkDiv; in FQSpi_Read()
530 cmdPortReg.val.sckSel = pConfig->clkDiv; in FQSpi_CmdOperation()
A Dqspi_g.c23 .clkDiv = FT_QSPI_SCK_DIV_128,
A Dft_qspi.h107 u32 clkDiv; member
/bsp/ft2004/libraries/bsp/ft_sd/
A Dft_sdctrl.c30 u32 clkDiv; in FSdCtrl_ClkFreqSetup() local
45 clkDiv = (u32)(inputClk / (2 * workSpeed)) - 1; in FSdCtrl_ClkFreqSetup()
48 tmpSdFreq = (u32)inputClk / (2 * (clkDiv + 1)); in FSdCtrl_ClkFreqSetup()
53 clkDiv += 1; in FSdCtrl_ClkFreqSetup()
58 clkDiv = SD_FRRQ_DIV_DEFAULT; in FSdCtrl_ClkFreqSetup()
61 Ft_out32(pConfig->baseAddress + CLOCK_DIV_REG_OFFSET, clkDiv); in FSdCtrl_ClkFreqSetup()
/bsp/synwit/libraries/SWM341_CSL/SWM341_StdPeriph_Driver/
A DSWM341_spi.c50 if(initStruct->clkDiv == SPI_CLKDIV_2) in SPI_Init()
55 else if(initStruct->clkDiv == SPI_CLKDIV_4) in SPI_Init()
69 ((initStruct->clkDiv & 7) << SPI_CTRL_CLKDIV_Pos) | in SPI_Init()
A DSWM341_spi.h10 …uint8_t clkDiv; //SPI_CLK = SYS_CLK / clkDiv,有效值:SPI_CLKDIV_4、SPI_CLKDIV_8、... ... 、SPI_CL… member
/bsp/synwit/libraries/SWM320_CSL/SWM320_StdPeriph_Driver/
A DSWM320_spi.h10 …uint8_t clkDiv; //SPI_CLK = SYS_CLK / clkDiv,有效值:SPI_CLKDIV_4、SPI_CLKDIV_8、... ... 、SPI_CL… member
A DSWM320_spi.c55 (initStruct->clkDiv << SPI_CTRL_CLKDIV_Pos) | in SPI_Init()
/bsp/apm32/libraries/APM32F0xx_Library/APM32F0xx_StdPeriphDriver/src/
A Dapm32f0xx_rcm.c908 uint32_t usbClk, pllClk, pllMull, clkDiv; in RCM_ReadUSBCLKFreq() local
924 clkDiv = (RCM->CFG2_B.PLLDIVCFG) + 1; in RCM_ReadUSBCLKFreq()
925 pllClk = (HSE_VALUE / clkDiv) * pllMull; in RCM_ReadUSBCLKFreq()
/bsp/efm32/Libraries/emlib/inc/
A Dem_burtc.h123 uint32_t clkDiv; /**< Clock divider; for ULFRCO 1Khz or 2kHz operation */ member
A Dem_lesense.h961 LESENSE_ClkPresc_TypeDef const clkDiv);
/bsp/bouffalo_lab/libraries/bl_mcu_sdk/drivers/soc/bl602/std/include/
A Dbl602_glb.h570 BL_Err_Type GLB_Set_WiFi_Core_CLK(uint8_t clkDiv);
571 BL_Err_Type GLB_Set_WiFi_Encrypt_CLK(uint8_t clkDiv);
/bsp/bouffalo_lab/libraries/bl_mcu_sdk/drivers/soc/bl602/std/src/
A Dbl602_glb.c452 BL_Err_Type GLB_Set_WiFi_Core_CLK(uint8_t clkDiv) in GLB_Set_WiFi_Core_CLK() argument
456 CHECK_PARAM((clkDiv <= 0x3)); in GLB_Set_WiFi_Core_CLK()
459 tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_WIFI_MAC_CORE_DIV, clkDiv); in GLB_Set_WiFi_Core_CLK()
473 BL_Err_Type GLB_Set_WiFi_Encrypt_CLK(uint8_t clkDiv) in GLB_Set_WiFi_Encrypt_CLK() argument
477 CHECK_PARAM((clkDiv <= 0x3)); in GLB_Set_WiFi_Encrypt_CLK()
480 tmpVal = BL_SET_REG_BITS_VAL(tmpVal, GLB_WIFI_MAC_WT_DIV, clkDiv); in GLB_Set_WiFi_Encrypt_CLK()

Completed in 49 milliseconds