Home
last modified time | relevance | path

Searched refs:clkPhase (Results 1 – 10 of 10) sorted by relevance

/bsp/apm32/libraries/APM32E10x_Library/APM32E10x_StdPeriphDriver/src/
A Dapm32e10x_dmc.c58 DMC->CTRL2_B.CPHACFG = dmcConfig->clkPhase; in DMC_Config()
79 dmcConfig->clkPhase = DMC_CLK_PHASE_REVERSE; in DMC_ConfigStructInit()
439 void DMC_ConfigClockPhase(DMC_CLK_PHASE_T clkPhase) in DMC_ConfigClockPhase() argument
441 DMC->CTRL2_B.CPHACFG = clkPhase; in DMC_ConfigClockPhase()
/bsp/apm32/libraries/APM32F10x_Library/APM32F10x_StdPeriphDriver/src/
A Dapm32f10x_dmc.c59 DMC->CTRL2_B.CPHACFG = dmcConfig->clkPhase; in DMC_Config()
80 dmcConfig->clkPhase = DMC_CLK_PHASE_REVERSE; in DMC_ConfigStructInit()
441 void DMC_ConfigClockPhase(DMC_CLK_PHASE_T clkPhase) in DMC_ConfigClockPhase() argument
443 DMC->CTRL2_B.CPHACFG = clkPhase; in DMC_ConfigClockPhase()
/bsp/apm32/libraries/APM32F4xx_Library/APM32F4xx_StdPeriphDriver/src/
A Dapm32f4xx_dmc.c57 DMC->CTRL2_B.CPHACFG = dmcConfig->clkPhase; in DMC_Config()
78 dmcConfig->clkPhase = DMC_CLK_PHASE_REVERSE; in DMC_ConfigStructInit()
388 void DMC_ConfigClockPhase(DMC_CLK_PHASE_T clkPhase) in DMC_ConfigClockPhase() argument
390 DMC->CTRL2_B.CPHACFG = clkPhase; in DMC_ConfigClockPhase()
/bsp/apm32/libraries/APM32F4xx_Library/APM32F4xx_StdPeriphDriver/inc/
A Dapm32f4xx_dmc.h300 DMC_CLK_PHASE_T clkPhase; /*!< Clock phase */ member
345 void DMC_ConfigClockPhase(DMC_CLK_PHASE_T clkPhase);
/bsp/apm32/libraries/APM32E10x_Library/APM32E10x_StdPeriphDriver/inc/
A Dapm32e10x_dmc.h319 DMC_CLK_PHASE_T clkPhase; /*!< Clock phase */ member
365 void DMC_ConfigClockPhase(DMC_CLK_PHASE_T clkPhase);
/bsp/apm32/libraries/APM32F10x_Library/APM32F10x_StdPeriphDriver/inc/
A Dapm32f10x_dmc.h318 DMC_CLK_PHASE_T clkPhase; /*!< Clock phase */ member
365 void DMC_ConfigClockPhase(DMC_CLK_PHASE_T clkPhase);
/bsp/apm32/apm32e103ze-evalboard/board/ports/
A Ddrv_sdram.c161 dmc_init_config.clkPhase = DMC_CLK_PHASE_REVERSE; //!< Configure clock phase in SDRAM_Init()
/bsp/apm32/libraries/Drivers/drv_sdram/APM32E1/
A Ddrv_sdram.c161 dmc_init_config.clkPhase = DMC_CLK_PHASE_REVERSE; //!< Configure clock phase in SDRAM_Init()
/bsp/apm32/apm32f407zg-evalboard/board/ports/
A Ddrv_sdram.c151 dmc_init_config.clkPhase = DMC_CLK_PHASE_REVERSE; //!< Configure clock phase in SDRAM_Init()
/bsp/apm32/libraries/Drivers/drv_sdram/APM32F4/
A Ddrv_sdram.c151 dmc_init_config.clkPhase = DMC_CLK_PHASE_REVERSE; //!< Configure clock phase in SDRAM_Init()

Completed in 849 milliseconds