Home
last modified time | relevance | path

Searched refs:clk_get_rate (Results 1 – 25 of 28) sorted by relevance

12

/bsp/at91/at91sam9g45/drivers/
A Dboard.c124 pit_rate = clk_get_rate(clk_get("mck")) / 16; in at91sam9g45_pit_init()
195 div = (clk_get_rate(clk_get("mck")) / 16 + BPS/2) / BPS; in rt_hw_console_init()
A Dusart.c107 div = (clk_get_rate(clk_get("mck")) / 16 + cfg->baud_rate/2) / cfg->baud_rate; in at91_usart_configure()
A Dat91_mci.c725 rt_uint32_t at91_master_clock = clk_get_rate(clk_get("mck")); in at91_mci_set_iocfg()
A Dmacb.c824 macb_hz = clk_get_rate(clk_get("mck")); in macb_initialize()
/bsp/at91/at91sam9260/drivers/
A Dboard.c107 pit_rate = clk_get_rate(clk_get("mck")) / 16; in at91sam926x_pit_init()
218 div = (clk_get_rate(clk_get("mck")) / 16 + BPS/2) / BPS; in rt_hw_console_init()
A Dusart.c151 div = (clk_get_rate(clk_get("mck")) / 16 + cfg->baud_rate/2) / cfg->baud_rate; in at91_usart_configure()
A Dat91_mci.c725 rt_uint32_t at91_master_clock = clk_get_rate(clk_get("mck")); in at91_mci_set_iocfg()
A Dmacb.c824 macb_hz = clk_get_rate(clk_get("mck")); in macb_initialize()
/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi-ng/
A Dclk.h66 hal_clk_status_t clk_get_rate(struct clk *clk, u32 *rate);
A Dclk.c131 hal_clk_status_t clk_get_rate(struct clk *clk, u32 *rate) in clk_get_rate() function
/bsp/rockchip/common/drivers/
A Ddrv_clock.c213 uint32_t clk_get_rate(eCLOCK_Name clk_id) in clk_get_rate() function
239 if (rate == clk_get_rate(clk_id)) in clk_set_rate()
A Ddrv_clock.h97 uint32_t clk_get_rate(eCLOCK_Name clk_id);
/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/
A Dhal_clk.c89 clk_get_rate(clk, &rate); in hal_clk_get_rate()
/bsp/at91/at91sam9260/platform/
A Dat91sam926x.h204 extern rt_uint32_t clk_get_rate(struct clk *clk);
A Dsystem_clock.c98 rt_uint32_t clk_get_rate(struct clk *clk) in clk_get_rate() function
/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi/
A Dclk.h188 hal_clk_status_t clk_get_rate(hal_clk_id_t clk, u32 *rate);
A Dclk.c804 hal_clk_status_t clk_get_rate(hal_clk_id_t clk, u32 *rate) in clk_get_rate() function
/bsp/at91/at91sam9g45/platform/
A Dsystem_clock.c84 rt_uint32_t clk_get_rate(struct clk *clk) in clk_get_rate() function
/bsp/dm365/drivers/
A Ddavinci_serial.c184 freq = clk_get_rate(clk); in davinci_uart1_init()
A Di2c-davinci.c181 rt_uint32_t input_clock = clk_get_rate(dev->clk); in i2c_davinci_calc_clk_dividers()
A Dspi-davinci.c272 ret = DIV_ROUND_UP(clk_get_rate(dspi->clk), max_speed_hz); in davinci_spi_get_prescale()
A Dmmcsd.c1415 dm365_host->mmc_input_clk = clk_get_rate(clk); in rt_hw_mmcsd_init()
/bsp/dm365/platform/
A Ddm365.c174 rt_uint32_t clk_get_rate(struct clk *clk) in clk_get_rate() function
/bsp/allwinner/libraries/sunxi-hal/hal/source/disp2/disp/de/
A Ddisp_vdevice.c108 pll_rate_set = clk_get_rate(vdevicep->clk_parent); in vdevice_clk_config()
113 lcd_rate_set = clk_get_rate(vdevicep->clk); in vdevice_clk_config()
A Ddisp_tv.c214 ptv->timings.dclk_rate_set = clk_get_rate(ptvp->clk); in cal_real_frame_period()

Completed in 54 milliseconds

12