Home
last modified time | relevance | path

Searched refs:clk_init (Results 1 – 8 of 8) sorted by relevance

/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi/
A Dclk.c648 clk_base_pt clk_init; in sunxi_periph_bus_clk_init() local
657 clk_init = sunxi_periph_clk_init_arry[i]; in sunxi_periph_bus_clk_init()
658 pclk = (clk_periph_pt)clk_get_core(clk_init->clk); in sunxi_periph_bus_clk_init()
670 if (clk_init->parent != parent_clk) in sunxi_periph_bus_clk_init()
673 ret = sunxi_clk_set_parent(clk_init->clk, clk_init->parent); in sunxi_periph_bus_clk_init()
686 pclk->clk_core.current_parent = clk_init->parent; in sunxi_periph_bus_clk_init()
688 ret = sunxi_clk_round_rate(clk_init->clk, clk_init->clk_rate, &round_rate); in sunxi_periph_bus_clk_init()
695 ret = sunxi_clk_is_enabled(clk_init->clk); in sunxi_periph_bus_clk_init()
698 ret = sunxi_clk_disable(clk_init->clk); in sunxi_periph_bus_clk_init()
712 ret = sunxi_clk_enabled(clk_init->clk); in sunxi_periph_bus_clk_init()
[all …]
A Dclk.h171 hal_clk_status_t clk_init(void);
/bsp/rockchip/common/drivers/
A Ddrv_clock.h40 struct clk_init struct
105 void clk_init(const struct clk_init *clk_inits, bool clk_dump);
A Ddrv_clock.c53 static const struct clk_init *g_clk_init = RT_NULL;
405 void clk_init(const struct clk_init *clk_inits, bool clk_dump) in clk_init() function
407 const struct clk_init *clks = clk_inits; in clk_init()
453 const struct clk_init *clks = g_clk_init; in clk_dump()
/bsp/rockchip/rk2108/board/common/
A Dboard_base.c39 rt_weak const struct clk_init clk_inits[] =
202 clk_init(clk_inits, false); in rt_hw_board_init()
/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi-ng/
A Dclk.h49 hal_clk_status_t clk_init(void);
A Dclk.c11 hal_clk_status_t clk_init(void) in clk_init() function
/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/
A Dhal_clk.c37 clk_init(); in hal_clock_init()

Completed in 15 milliseconds