Searched refs:clock_aud1 (Results 1 – 9 of 9) sorted by relevance
| /bsp/hpmicro/libraries/hpm_sdk/soc/HPM6300/HPM6360/ |
| A D | hpm_clock_drv.h | 187 clock_aud1 = MAKE_CLOCK_NAME(RESOURCE_INVALID, CLK_SRC_GROUP_COMMON, clock_node_aud1), enumerator
|
| /bsp/hpmicro/hpm6e00evk/board/ |
| A D | board.c | 775 …clock_set_source_divider(clock_aud1, clk_src_pll1_clk0, 71); /* config clock_aud1 for 22050*n samp… in board_config_i2s_clock()
777 clock_set_source_divider(clock_aud1, clk_src_pll2_clk0, 21); /* default 24576000Hz */ in board_config_i2s_clock()
|
| /bsp/hpmicro/libraries/hpm_sdk/soc/HPM6700/HPM6750/ |
| A D | hpm_clock_drv.h | 216 clock_aud1 = MAKE_CLOCK_NAME(RESOURCE_INVALID, CLK_SRC_GROUP_COMMON, clock_node_aud1), enumerator
|
| /bsp/hpmicro/hpm6750evkmini/board/ |
| A D | board.c | 873 …clock_set_source_divider(clock_aud1, clk_src_pll3_clk0, 54); /* config clock_aud1 for 22050*n samp… in board_config_i2s_clock()
875 …clock_set_source_divider(clock_aud1, clk_src_pll3_clk0, 25); /* config clock_aud0 for 8000*n sampl… in board_config_i2s_clock()
|
| /bsp/hpmicro/libraries/hpm_sdk/soc/HPM6800/HPM6880/ |
| A D | hpm_clock_drv.h | 232 clock_aud1 = MAKE_CLOCK_NAME(RESOURCE_INVALID, CLK_SRC_GROUP_COMMON, clock_node_aud1), enumerator
|
| /bsp/hpmicro/hpm6750evk2/board/ |
| A D | board.c | 832 …clock_set_source_divider(clock_aud1, clk_src_pll3_clk0, 54); /* config clock_aud1 for 22050*n samp… in board_config_i2s_clock()
834 …clock_set_source_divider(clock_aud1, clk_src_pll3_clk0, 25); /* config clock_aud0 for 8000*n sampl… in board_config_i2s_clock()
|
| /bsp/hpmicro/hpm6800evk/board/ |
| A D | board.c | 1301 …clock_set_source_divider(clock_aud1, clk_src_pll1_clk0, 71); /* config clock_aud1 for 22050*n samp… in board_config_i2s_clock()
1305 clock_set_source_divider(clock_aud1, clk_src_pll3_clk0, 21); /* default 24576000Hz */ in board_config_i2s_clock()
|
| /bsp/hpmicro/hpm6750evk/board/ |
| A D | board.c | 861 …clock_set_source_divider(clock_aud1, clk_src_pll3_clk0, 54); /* config clock_aud1 for 22050*n samp… in board_config_i2s_clock()
863 …clock_set_source_divider(clock_aud1, clk_src_pll3_clk0, 25); /* config clock_aud0 for 8000*n sampl… in board_config_i2s_clock()
|
| /bsp/hpmicro/libraries/hpm_sdk/soc/HPM6E00/HPM6E80/ |
| A D | hpm_clock_drv.h | 252 clock_aud1 = MAKE_CLOCK_NAME(RESOURCE_INVALID, CLK_SRC_GROUP_COMMON, clock_node_aud1), enumerator
|
Completed in 30 milliseconds