Home
last modified time | relevance | path

Searched refs:clock_div_name (Results 1 – 10 of 10) sorted by relevance

/bsp/nxp/mcx/mcxa/Libraries/drivers/
A Ddrv_i2c.c45 clock_div_name_t clock_div_name; member
63 .clock_div_name = kCLOCK_DivLPI2C0,
77 .clock_div_name = kCLOCK_DivLPI2C1,
91 .clock_div_name = kCLOCK_DivLPI2C2,
105 .clock_div_name = kCLOCK_DivLPI2C3,
183 CLOCK_SetClockDiv(lpc_obj[i].clock_div_name, 1u); in rt_hw_i2c_init()
A Ddrv_spi.c36 clock_div_name_t clock_div_name; member
54 .clock_div_name = kCLOCK_DivLPSPI0,
67 .clock_div_name = kCLOCK_DivLPSPI1,
142 CLOCK_SetClockDiv(lpc_obj[i].clock_div_name, 1u); in rt_hw_spi_init()
A Ddrv_adc.c35 clock_div_name_t clock_div_name; member
48 .clock_div_name = kCLOCK_DivADC0,
151 CLOCK_SetClockDiv(mcx_adc_obj[i].clock_div_name, mcx_adc_obj[i].clock_div); in rt_hw_adc_init()
A Ddrv_uart.c29 clock_div_name_t clock_div_name; member
122 CLOCK_SetClockDiv(uart->clock_div_name, 1u); in mcx_configure()
/bsp/nxp/mcx/mcxn/Libraries/drivers/
A Ddrv_i2c.c40 clock_div_name_t clock_div_name; member
54 .clock_div_name = kCLOCK_DivFlexcom0Clk,
64 .clock_div_name = kCLOCK_DivFlexcom1Clk,
74 .clock_div_name = kCLOCK_DivFlexcom2Clk,
152 CLOCK_SetClkDiv(lpc_obj[i].clock_div_name, 1u); in rt_hw_i2c_init()
A Ddrv_dac.c31 clock_div_name_t clock_div_name; member
43 .clock_div_name = kCLOCK_DivDac0Clk,
54 .clock_div_name = kCLOCK_DivDac1Clk,
65 .clock_div_name = kCLOCK_DivDac2Clk,
137 CLOCK_SetClkDiv(mcx_dac_obj[i].clock_div_name, mcx_dac_obj[i].clock_div); in mcxn_dac_init()
A Ddrv_spi.c41 clock_div_name_t clock_div_name; member
63 .clock_div_name = kCLOCK_DivFlexcom1Clk,
77 .clock_div_name = kCLOCK_DivFlexcom3Clk,
91 .clock_div_name = kCLOCK_DivFlexcom6Clk,
105 .clock_div_name = kCLOCK_DivFlexcom7Clk,
217 CLOCK_SetClkDiv(lpc_obj[i].clock_div_name, 1u); in rt_hw_spi_init()
A Ddrv_adc.c31 clock_div_name_t clock_div_name; member
43 .clock_div_name = kCLOCK_DivAdc0Clk,
115 CLOCK_SetClkDiv(mcx_adc_obj[i].clock_div_name, mcx_adc_obj[i].clock_div); in rt_hw_adc_init()
A Ddrv_uart.c32 clock_div_name_t clock_div_name; /* serial clock div */ member
142 CLOCK_SetClkDiv(uart->clock_div_name, 1u); in mcx_configure()
A Ddrv_can.c40 clock_div_name_t clock_div_name; member
54 .clock_div_name = kCLOCK_DivFlexcan0Clk,
64 .clock_div_name = kCLOCK_DivFlexcan1Clk,
462 CLOCK_SetClkDiv(flexcans[i].clock_div_name, 1u); in rt_hw_can_init()

Completed in 16 milliseconds