Home
last modified time | relevance | path

Searched refs:enable_count (Results 1 – 6 of 6) sorted by relevance

/bsp/rockchip/common/drivers/
A Ddrv_clock.c88 if (gate->enable_count == 0) in clk_enable()
94 gate->enable_count++; in clk_enable()
119 if (gate->enable_count == 0) in clk_disable()
125 if (--gate->enable_count > 0) in clk_disable()
176 clk_gate->enable_count = 0; in get_clk_gate_from_id()
272 if (power->enable_count == 0) in pd_on()
278 power->enable_count++; in pd_on()
303 if (--power->enable_count > 0) in pd_off()
340 pd->enable_count = 0; in get_pd_from_id()
A Ddrv_clock.h35 int enable_count; member
57 int enable_count; member
/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi-ng/
A Dccu.c632 core->enable_count = 0; in clk_hw_register()
731 return !!core->enable_count; in clk_core_is_enabled()
746 if (core->enable_count == 0) in clk_core_enable()
767 core->enable_count++; in clk_core_enable()
778 if (core->enable_count == 0) in clk_core_disable()
783 if (--core->enable_count > 0) in clk_core_disable()
A Dccu.h114 unsigned int enable_count; member
/bsp/allwinner/libraries/sunxi-hal/include/hal/
A Dhal_reset.h61 u32 enable_count; member
/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/
A Dhal_reset.c65 rc->enable_count = 0; in hal_reset_control_get()

Completed in 92 milliseconds