Home
last modified time | relevance | path

Searched refs:init_struct (Results 1 – 25 of 28) sorted by relevance

12

/bsp/mm32f327x/Libraries/MM32F327x/HAL_Lib/Src/
A Dhal_exti.c95 void EXTI_Init(EXTI_InitTypeDef* init_struct) in EXTI_Init() argument
97 if (init_struct->EXTI_LineCmd != DISABLE) { in EXTI_Init()
98 EXTI->IMR &= ~init_struct->EXTI_Line; in EXTI_Init()
99 EXTI->EMR &= ~init_struct->EXTI_Line; in EXTI_Init()
101 EXTI->IMR |= init_struct->EXTI_Line; in EXTI_Init()
104 EXTI->EMR |= init_struct->EXTI_Line; in EXTI_Init()
106 EXTI->RTSR &= ~init_struct->EXTI_Line; in EXTI_Init()
107 EXTI->FTSR &= ~init_struct->EXTI_Line; in EXTI_Init()
109 EXTI->RTSR |= init_struct->EXTI_Line; in EXTI_Init()
137 init_struct->EXTI_Line = EXTI_LineNone; in EXTI_StructInit()
[all …]
A Dhal_tim.c114 ((u32)init_struct->TIM_OCPolarity) | ((u32)init_struct->TIM_OutputState)); in TIM_OC1Init()
137 (init_struct->TIM_OCPolarity << 4) | (init_struct->TIM_OutputState << 4)); in TIM_OC2Init()
160 (init_struct->TIM_OCPolarity << 8) | (init_struct->TIM_OutputState << 8)); in TIM_OC3Init()
202 …TI1_Configure(tim, init_struct->TIM_ICPolarity, init_struct->TIM_ICSelection, init_struct->TIM_ICF… in TIM_ICInit()
206 …TI2_Configure(tim, init_struct->TIM_ICPolarity, init_struct->TIM_ICSelection, init_struct->TIM_ICF… in TIM_ICInit()
210 …TI3_Configure(tim, init_struct->TIM_ICPolarity, init_struct->TIM_ICSelection, init_struct->TIM_ICF… in TIM_ICInit()
214 …TI4_Configure(tim, init_struct->TIM_ICPolarity, init_struct->TIM_ICSelection, init_struct->TIM_ICF… in TIM_ICInit()
238 …TI1_Configure(tim, init_struct->TIM_ICPolarity, init_struct->TIM_ICSelection, init_struct->TIM_ICF… in TIM_PWMIConfig()
244 …TI2_Configure(tim, init_struct->TIM_ICPolarity, init_struct->TIM_ICSelection, init_struct->TIM_ICF… in TIM_PWMIConfig()
261 …tim->BDTR = (u32)init_struct->TIM_OSSRState | init_struct->TIM_OSSIState | init_struct->TIM_LOCKLe… in TIM_BDTRConfig()
[all …]
A Dhal_misc.c71 void NVIC_Init(NVIC_InitTypeDef* init_struct) in NVIC_Init() argument
73 if (init_struct->NVIC_IRQChannelCmd != DISABLE) { in NVIC_Init()
77 (init_struct->NVIC_IRQChannelSubPriority & (0x0F >> pri))) in NVIC_Init()
80 NVIC->IP[init_struct->NVIC_IRQChannel] = pri; in NVIC_Init()
81 … NVIC->ISER[init_struct->NVIC_IRQChannel >> 0x05] = 0x01 << (init_struct->NVIC_IRQChannel & 0x1F); in NVIC_Init()
84 … NVIC->ICER[init_struct->NVIC_IRQChannel >> 0x05] = 0x01 << (init_struct->NVIC_IRQChannel & 0x1F); in NVIC_Init()
94 void exNVIC_Init(exNVIC_Init_TypeDef* init_struct) in exNVIC_Init() argument
98 if (init_struct->NVIC_IRQChannelCmd != DISABLE) { in exNVIC_Init()
104 NVIC->IP[init_struct->NVIC_IRQChannel] = pri; in exNVIC_Init()
105 … NVIC->ISER[init_struct->NVIC_IRQChannel >> 0x05] = 0x01 << (init_struct->NVIC_IRQChannel & 0x1F); in exNVIC_Init()
[all …]
A Dhal_dma.c77 … ((u32)init_struct->DMA_DIR | (u32)init_struct->DMA_Mode | (u32)init_struct->DMA_PeripheralInc | in DMA_Init()
78 …(u32)init_struct->DMA_MemoryInc | (u32)init_struct->DMA_PeripheralDataSize | (u32)init_struct->DMA… in DMA_Init()
79 (u32)init_struct->DMA_Priority | (u32)init_struct->DMA_M2M)); in DMA_Init()
82 channel->CNDTR = init_struct->DMA_BufferSize; in DMA_Init()
83 channel->CPAR = init_struct->DMA_PeripheralBaseAddr; in DMA_Init()
84 channel->CMAR = init_struct->DMA_MemoryBaseAddr; in DMA_Init()
93 void DMA_StructInit(DMA_InitTypeDef* init_struct) in DMA_StructInit() argument
95 init_struct->DMA_PeripheralBaseAddr = 0; in DMA_StructInit()
96 init_struct->DMA_MemoryBaseAddr = 0; in DMA_StructInit()
98 init_struct->DMA_BufferSize = 0; in DMA_StructInit()
[all …]
A Dhal_fsmc.c44 init_struct->FSMC_Mode = FSMC_Mode_NorFlash; in FSMC_NORSRAMStructInit()
48 init_struct->FSMC_MemSize = FSMC_MemSize_64MB; in FSMC_NORSRAMStructInit()
54 init_struct->FSMC_SMReadPipe = 0; in FSMC_NORSRAM_BankStructInit()
55 init_struct->FSMC_ReadyMode = 0; in FSMC_NORSRAM_BankStructInit()
56 init_struct->FSMC_WritePeriod = 0x2; in FSMC_NORSRAM_BankStructInit()
57 init_struct->FSMC_WriteHoldTime = 1; in FSMC_NORSRAM_BankStructInit()
58 init_struct->FSMC_AddrSetTime = 3; in FSMC_NORSRAM_BankStructInit()
59 init_struct->FSMC_ReadPeriod = 0x1; in FSMC_NORSRAM_BankStructInit()
62 void FSMC_NORSRAMInit(FSMC_InitTypeDef* init_struct) in FSMC_NORSRAMInit() argument
65 SYSCFG->CFGR |= (u32)init_struct->FSMC_Mode | \ in FSMC_NORSRAMInit()
[all …]
A Dhal_comp.c69 *(vu32*)(COMP_BASE + selection) = init_struct->Invert | in COMP_Init()
70 init_struct->NonInvert | in COMP_Init()
76 init_struct->OFLT; in COMP_Init()
85 void COMP_StructInit(COMP_InitTypeDef* init_struct) in COMP_StructInit() argument
88 init_struct->Invert = COMP_InvertingInput_IO1; in COMP_StructInit()
89 init_struct->NonInvert = COMP_NonInvertingInput_IO1; in COMP_StructInit()
90 init_struct->Output = COMP_Output_None; in COMP_StructInit()
91 init_struct->BlankingSrce = COMP_BlankingSrce_None; in COMP_StructInit()
92 init_struct->OutputPol = COMP_NonInverted; in COMP_StructInit()
93 init_struct->Hysteresis = COMP_Hysteresis_No; in COMP_StructInit()
[all …]
A Dhal_can.c62 can->BTR0 = ((u32)(init_struct->SJW) << 6) | ((u32)(init_struct->BRP)); in CAN_Init()
63 …can->BTR1 = ((u32)(init_struct->SAM) << 7) | ((u32)(init_struct->TESG2) << 4) | ((u32)(init_struct… in CAN_Init()
77 …((init_struct->CBP) << 6) | ((init_struct->RXINTEN) << 5) | ((init_struct->CLOSE_OPEN_CLK) << 3) |… in CAN_Init()
106 init_struct->BRP = 0x0; in CAN_StructInit()
108 init_struct->SJW = 0x0; in CAN_StructInit()
110 init_struct->TESG1 = 0x0; in CAN_StructInit()
112 init_struct->TESG2 = 0x0; in CAN_StructInit()
125 init_struct->CBP = 0x0; in CAN_StructInit()
367 CAN1_PELI->BTR0 = ((u32)init_struct->SJW << 6) | ((u32)init_struct->BRP); in CAN_Peli_Init()
368 …CAN1_PELI->BTR1 = ((u32)init_struct->SAM << 7) | ((u32)init_struct->TESG2 << 4) | ((u32)init_struc… in CAN_Peli_Init()
[all …]
A Dhal_gpio.c107 u32 dat = init_struct->GPIO_Mode & 0x0F; in GPIO_Init()
108 if (init_struct->GPIO_Mode & 0x10) in GPIO_Init()
109 dat |= init_struct->GPIO_Speed; in GPIO_Init()
115 if ((init_struct->GPIO_Pin) & (1 << i)) { in GPIO_Init()
121 tmp = init_struct->GPIO_Pin >> 8; in GPIO_Init()
130 if (init_struct->GPIO_Mode == GPIO_Mode_IPD) in GPIO_Init()
131 gpio->BRR |= init_struct->GPIO_Pin; in GPIO_Init()
133 gpio->BSRR |= init_struct->GPIO_Pin; in GPIO_Init()
144 init_struct->GPIO_Pin = GPIO_Pin_All; in GPIO_StructInit()
145 init_struct->GPIO_Speed = GPIO_Speed_2MHz; in GPIO_StructInit()
[all …]
A Dhal_dac.c55 void DAC_Init(emDACCH_TypeDef channel, DAC_InitTypeDef* init_struct) in DAC_Init() argument
58 DAC->CR |= (((u32)(init_struct->DAC_Trigger) | (u32)(init_struct->DAC_WaveGeneration) | in DAC_Init()
59 … (u32)(init_struct->DAC_LFSRUnmask_TriangleAmplitude) | (u32)(init_struct->DAC_OutputBuffer)) in DAC_Init()
68 void DAC_StructInit(DAC_InitTypeDef* init_struct) in DAC_StructInit() argument
70 init_struct->DAC_Trigger = DAC_Trigger_None; in DAC_StructInit()
71 init_struct->DAC_WaveGeneration = DAC_WaveGeneration_None; in DAC_StructInit()
72 init_struct->DAC_LFSRUnmask_TriangleAmplitude = DAC_TriangleAmplitude_1; in DAC_StructInit()
73 init_struct->DAC_OutputBuffer = DAC_OutputBuffer_Enable; in DAC_StructInit()
A Dhal_spi.c78 if (init_struct->SPI_DataSize == SPI_DataSize_32b) { in SPI_Init()
84 MODIFY_REG(spi->GCR, SPI_GCR_NSS, init_struct->SPI_NSS); in SPI_Init()
94 if (init_struct->SPI_DataWidth >= 32) { in SPI_Init()
108 void SPI_StructInit(SPI_InitTypeDef* init_struct) in SPI_StructInit() argument
110 init_struct->SPI_Mode = SPI_Mode_Slave; in SPI_StructInit()
111 init_struct->SPI_DataSize = SPI_DataSize_8b; in SPI_StructInit()
112 init_struct->SPI_DataWidth = 8; in SPI_StructInit()
113 init_struct->SPI_CPOL = SPI_CPOL_Low; in SPI_StructInit()
114 init_struct->SPI_CPHA = SPI_CPHA_1Edge; in SPI_StructInit()
115 init_struct->SPI_NSS = SPI_NSS_Soft; in SPI_StructInit()
[all …]
A Dhal_uart.c84 void UART_Init(UART_TypeDef* uart, UART_InitTypeDef* init_struct) in UART_Init() argument
88 MODIFY_REG(uart->CCR, UART_CCR_CHAR, init_struct->WordLength); in UART_Init()
109 uart->BRR = (apbclock / init_struct->BaudRate) / 16; in UART_Init()
110 uart->FRA = (apbclock / init_struct->BaudRate) % 16; in UART_Init()
119 void UART_StructInit(UART_InitTypeDef* init_struct) in UART_StructInit() argument
122 init_struct->BaudRate = 9600; in UART_StructInit()
123 init_struct->WordLength = UART_WordLength_8b; in UART_StructInit()
124 init_struct->StopBits = UART_StopBits_1; in UART_StructInit()
125 init_struct->Parity = UART_Parity_No; in UART_StructInit()
126 init_struct->Mode = UART_GCR_RX | UART_GCR_TX; in UART_StructInit()
[all …]
A Dhal_adc.c71 void ADC_Init(ADC_TypeDef* adc, ADC_InitTypeDef* init_struct) in ADC_Init() argument
74 adc->ADCFG |= (u32)(init_struct->ADC_PRESCARE) | init_struct->ADC_Resolution; in ADC_Init()
77 …adc->ADCR |= ((u32)init_struct->ADC_DataAlign) | init_struct->ADC_ExternalTrigConv | ((u32)init_st… in ADC_Init()
86 void ADC_StructInit(ADC_InitTypeDef* init_struct) in ADC_StructInit() argument
88 init_struct->ADC_Resolution = ADC_Resolution_12b; in ADC_StructInit()
89 init_struct->ADC_PRESCARE = ADC_PCLK2_PRESCARE_2; in ADC_StructInit()
90 init_struct->ADC_Mode = ADC_CR_IMM; //ADC_Mode_Single; in ADC_StructInit()
91 init_struct->ADC_ContinuousConvMode = DISABLE; // useless in ADC_StructInit()
92 init_struct->ADC_ExternalTrigConv = ADC1_ExternalTrigConv_T1_CC1; in ADC_StructInit()
93 init_struct->ADC_DataAlign = ADC_DataAlign_Right; in ADC_StructInit()
A Dhal_i2c.c66 void I2C_Init(I2C_TypeDef* i2c, I2C_InitTypeDef* init_struct) in I2C_Init() argument
79 i2cPeriod = 1000000000 / init_struct->I2C_ClockSpeed; in I2C_Init()
81 minSclLowTime = pclk1 / init_struct->I2C_ClockSpeed ; in I2C_Init()
84 if (init_struct->I2C_ClockSpeed <= 100000) { in I2C_Init()
103 ((init_struct->I2C_Speed == I2C_CR_FAST) ? I2C_CR_FAST : I2C_CR_STD) | \ in I2C_Init()
104 ((init_struct->I2C_Mode) ? I2C_CR_MASTER : 0x00); in I2C_Init()
117 void I2C_StructInit(I2C_InitTypeDef* init_struct) in I2C_StructInit() argument
119 init_struct->I2C_Mode = I2C_CR_MASTER; in I2C_StructInit()
120 init_struct->I2C_OwnAddress = I2C_OWN_ADDRESS; in I2C_StructInit()
121 init_struct->I2C_Speed = I2C_CR_STD; in I2C_StructInit()
[all …]
/bsp/gd32/risc-v/libraries/GD32VF103_Firmware_Library/GD32VF103_standard_peripheral/Source/
A Dgd32vf103_dma.c76 void dma_struct_para_init(dma_parameter_struct* init_struct) in dma_struct_para_init() argument
79 init_struct->periph_addr = 0U; in dma_struct_para_init()
80 init_struct->periph_width = 0U; in dma_struct_para_init()
81 init_struct->periph_inc = DMA_PERIPH_INCREASE_DISABLE; in dma_struct_para_init()
82 init_struct->memory_addr = 0U; in dma_struct_para_init()
83 init_struct->memory_width = 0U; in dma_struct_para_init()
84 init_struct->memory_inc = DMA_MEMORY_INCREASE_DISABLE; in dma_struct_para_init()
85 init_struct->number = 0U; in dma_struct_para_init()
86 init_struct->direction = DMA_PERIPHERAL_TO_MEMORY; in dma_struct_para_init()
87 init_struct->priority = DMA_PRIORITY_LOW; in dma_struct_para_init()
[all …]
/bsp/mm32f327x/Libraries/MM32F327x/HAL_Lib/Inc/
A Dhal_tim.h604 void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* init_struct);
621 void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* init_struct);
626 void TIM_OCStructInit(TIM_OCInitTypeDef* init_struct);
627 void TIM_OC1Init(TIM_TypeDef* tim, TIM_OCInitTypeDef* init_struct);
628 void TIM_OC2Init(TIM_TypeDef* tim, TIM_OCInitTypeDef* init_struct);
629 void TIM_OC3Init(TIM_TypeDef* tim, TIM_OCInitTypeDef* init_struct);
630 void TIM_OC4Init(TIM_TypeDef* tim, TIM_OCInitTypeDef* init_struct);
665 void TIM_ICStructInit(TIM_ICInitTypeDef* init_struct);
666 void TIM_ICInit(TIM_TypeDef* tim, TIM_ICInitTypeDef* init_struct);
667 void TIM_PWMIConfig(TIM_TypeDef* tim, TIM_ICInitTypeDef* init_struct);
[all …]
A Dhal_fsmc.h132 void FSMC_NORSRAMStructInit(FSMC_InitTypeDef* init_struct);
133 void FSMC_NORSRAM_BankStructInit(FSMC_NORSRAM_Bank_InitTypeDef* init_struct);
134 void FSMC_NORSRAMInit(FSMC_InitTypeDef* init_struct);
A Dhal_misc.h114 void NVIC_Init(NVIC_InitTypeDef* init_struct);
118 void exNVIC_Init(exNVIC_Init_TypeDef* init_struct);
A Dhal_exti.h157 void EXTI_Init(EXTI_InitTypeDef* init_struct);
158 void EXTI_StructInit(EXTI_InitTypeDef* init_struct);
A Dhal_dac.h144 void DAC_Init(emDACCH_TypeDef channel, DAC_InitTypeDef* init_struct);
145 void DAC_StructInit(DAC_InitTypeDef* init_struct);
A Dhal_gpio.h170 void GPIO_Init(GPIO_TypeDef* gpio, GPIO_InitTypeDef* init_struct);
171 void GPIO_StructInit(GPIO_InitTypeDef* init_struct);
A Dhal_comp.h208 void COMP_Init(COMP_Selection_TypeDef selection, COMP_InitTypeDef* init_struct);
209 void COMP_StructInit(COMP_InitTypeDef* init_struct);
A Dhal_uart.h174 void UART_Init(UART_TypeDef* uart, UART_InitTypeDef* init_struct);
175 void UART_StructInit(UART_InitTypeDef* init_struct);
A Dhal_dma.h284 void DMA_Init(DMA_Channel_TypeDef* channel, DMA_InitTypeDef* init_struct);
285 void DMA_StructInit(DMA_InitTypeDef* init_struct);
A Dhal_i2c.h215 void I2C_Init(I2C_TypeDef* i2c, I2C_InitTypeDef* init_struct);
216 void I2C_StructInit(I2C_InitTypeDef* init_struct);
A Dhal_can.h312 void CAN_Peli_Init(CAN_Peli_InitTypeDef* init_struct);
320 void CAN_AutoCfg_BaudParam(CAN_Peli_InitTypeDef* init_struct, u32 src_clk, u32 baud);

Completed in 48 milliseconds

12