Home
last modified time | relevance | path

Searched refs:input (Results 1 – 25 of 278) sorted by relevance

12345678910>>...12

/bsp/microchip/same54/bsp/hal/src/
A Dhal_aes_sync.c135 (*input)++; in aes_sync_cfb_crypt_first_unaligned_data()
157 input++; in aes_sync_cfb_crypt_last_unaligned_data()
176 input += (length & ~0xF); in aes_sync_cfb128_crypt()
197 input += (length & ~0x7); in aes_sync_cfb64_crypt()
228 input += (length & ~0x3); in aes_sync_cfb32_crypt()
250 input += (length & ~0x1); in aes_sync_cfb16_crypt()
281 input++; in aes_sync_ofb_crypt()
292 input += (length & ~0xF); in aes_sync_ofb_crypt()
302 input++; in aes_sync_ofb_crypt()
323 input++; in aes_sync_ctr_crypt()
[all …]
/bsp/hpmicro/libraries/hpm_sdk/drivers/inc/
A Dhpm_trgm_drv.h60 uint8_t input; /**< Input selection */ member
113 …ptr->FILTCFG[input] = (ptr->FILTCFG[input] & ~(TRGM_FILTCFG_FILTLEN_BASE_MASK | TRGM_FILTCFG_FILTL… in trgm_input_filter_set_filter_length()
116 ptr->FILTCFG[input] = (ptr->FILTCFG[input] & ~TRGM_FILTCFG_FILTLEN_MASK) in trgm_input_filter_set_filter_length()
131 ptr->FILTCFG[input] = (ptr->FILTCFG[input] & ~TRGM_FILTCFG_FILTLEN_SHIFT_MASK) in trgm_input_filter_set_filter_shift()
135 (void) input; in trgm_input_filter_set_filter_shift()
148 ptr->FILTCFG[input] |= TRGM_FILTCFG_SYNCEN_MASK; in trgm_input_filter_enable_sync()
159 ptr->FILTCFG[input] &= ~TRGM_FILTCFG_SYNCEN_MASK; in trgm_input_filter_disable_sync()
171 ptr->FILTCFG[input] = (ptr->FILTCFG[input] & ~TRGM_FILTCFG_MODE_MASK) in trgm_input_filter_set_mode()
184 ptr->FILTCFG[input] = (ptr->FILTCFG[input] & ~TRGM_FILTCFG_OUTINV_MASK) in trgm_input_filter_invert()
197 ptr->FILTCFG[input] = TRGM_FILTCFG_OUTINV_SET(filter->invert) in trgm_input_filter_config()
[all …]
/bsp/Infineon/psoc6-cy8ckit-062-BLE/libs/TARGET_CY8CKIT-062-BLE/COMPONENT_CM0P/TOOLCHAIN_ARM/
A Dstartup_psoc6_01_cm0plus.s59 DCD NvicMux0_IRQHandler ; CM0+ NVIC Mux input 0
60 DCD NvicMux1_IRQHandler ; CM0+ NVIC Mux input 1
61 DCD NvicMux2_IRQHandler ; CM0+ NVIC Mux input 2
62 DCD NvicMux3_IRQHandler ; CM0+ NVIC Mux input 3
63 DCD NvicMux4_IRQHandler ; CM0+ NVIC Mux input 4
64 DCD NvicMux5_IRQHandler ; CM0+ NVIC Mux input 5
65 DCD NvicMux6_IRQHandler ; CM0+ NVIC Mux input 6
66 DCD NvicMux7_IRQHandler ; CM0+ NVIC Mux input 7
67 DCD NvicMux8_IRQHandler ; CM0+ NVIC Mux input 8
68 DCD NvicMux9_IRQHandler ; CM0+ NVIC Mux input 9
[all …]
/bsp/Infineon/psoc6-cy8ckit-062-WIFI-BT/libs/TARGET_CY8CKIT-062-WIFI-BT/COMPONENT_CM0P/TOOLCHAIN_ARM/
A Dstartup_psoc6_01_cm0plus.s59 DCD NvicMux0_IRQHandler ; CM0+ NVIC Mux input 0
60 DCD NvicMux1_IRQHandler ; CM0+ NVIC Mux input 1
61 DCD NvicMux2_IRQHandler ; CM0+ NVIC Mux input 2
62 DCD NvicMux3_IRQHandler ; CM0+ NVIC Mux input 3
63 DCD NvicMux4_IRQHandler ; CM0+ NVIC Mux input 4
64 DCD NvicMux5_IRQHandler ; CM0+ NVIC Mux input 5
65 DCD NvicMux6_IRQHandler ; CM0+ NVIC Mux input 6
66 DCD NvicMux7_IRQHandler ; CM0+ NVIC Mux input 7
67 DCD NvicMux8_IRQHandler ; CM0+ NVIC Mux input 8
68 DCD NvicMux9_IRQHandler ; CM0+ NVIC Mux input 9
[all …]
/bsp/Infineon/psoc6-cy8ckit-062-WIFI-BT/libs/TARGET_CY8CKIT-062-WIFI-BT/config/
A Dcyreservedresources.list27 tr_group[0].input[43]
28 tr_group[0].input[44]
29 tr_group[0].input[47]
30 tr_group[0].input[48]
52 #tr_group[0].input[43]
53 #tr_group[0].input[44]
54 #tr_group[0].input[47]
55 #tr_group[0].input[48]
77 #tr_group[0].input[46]
78 #tr_group[0].input[47]
[all …]
/bsp/Infineon/psoc6-evaluationkit-062S2/libs/TARGET_RTT-062S2/
A Dcyreservedresources.p1227 #tr_group[0].input[43]
28 #tr_group[0].input[44]
29 #tr_group[0].input[47]
30 #tr_group[0].input[48]
52 #tr_group[0].input[43]
53 #tr_group[0].input[44]
54 #tr_group[0].input[47]
77 tr_group[0].input[46]
78 tr_group[0].input[47]
79 tr_group[0].input[48]
[all …]
A Dcyreservedresources.p227 tr_group[0].input[43]
28 tr_group[0].input[44]
29 tr_group[0].input[47]
30 tr_group[0].input[48]
52 #tr_group[0].input[43]
53 #tr_group[0].input[44]
54 #tr_group[0].input[47]
55 #tr_group[0].input[48]
77 #tr_group[0].input[46]
78 #tr_group[0].input[47]
[all …]
A Dcyreservedresources.p927 #tr_group[0].input[43]
28 #tr_group[0].input[44]
29 #tr_group[0].input[47]
30 #tr_group[0].input[48]
52 tr_group[0].input[43]
53 tr_group[0].input[44]
54 tr_group[0].input[47]
55 tr_group[0].input[48]
77 #tr_group[0].input[46]
78 #tr_group[0].input[47]
[all …]
/bsp/hpmicro/libraries/hpm_sdk/drivers/src/
A Dhpm_pla_drv.c19 value |= ((uint32_t)cfg->input[i].op) << (cfg->input[i].signal << 1); in pla_set_aoi_16to8_one_channel()
32 cfg->input[i].signal = i; in pla_get_aoi_16to8_one_channel()
33 cfg->input[i].op = (pla->CHN[chn].AOI_16TO8[aoi_16to8_chn] >> (i << 1)) & 0x03; in pla_get_aoi_16to8_one_channel()
45 value |= ((uint32_t)cfg->input[i].op) << (cfg->input[i].signal << 1); in pla_set_aoi_8to7_one_channel()
82 cfg->input[i].signal = i; in pla_get_aoi_8to7_one_channel()
88 cfg->input[i].signal = i; in pla_get_aoi_8to7_one_channel()
94 cfg->input[i].signal = i; in pla_get_aoi_8to7_one_channel()
100 cfg->input[i].signal = i; in pla_get_aoi_8to7_one_channel()
106 cfg->input[i].signal = i; in pla_get_aoi_8to7_one_channel()
112 cfg->input[i].signal = i; in pla_get_aoi_8to7_one_channel()
[all …]
/bsp/microchip/same54/bsp/hal/include/
A Dhal_aes_sync.h111 …_sync_ecb_crypt(struct aes_sync_descriptor *descr, const enum aes_action enc, const uint8_t *input,
127 …_sync_cbc_crypt(struct aes_sync_descriptor *descr, const enum aes_action enc, const uint8_t *input,
143 …nc_cfb128_crypt(struct aes_sync_descriptor *descr, const enum aes_action enc, const uint8_t *input,
159 …ync_cfb64_crypt(struct aes_sync_descriptor *descr, const enum aes_action enc, const uint8_t *input,
175 …ync_cfb32_crypt(struct aes_sync_descriptor *descr, const enum aes_action enc, const uint8_t *input,
191 …ync_cfb16_crypt(struct aes_sync_descriptor *descr, const enum aes_action enc, const uint8_t *input,
205 …sync_cfb8_crypt(struct aes_sync_descriptor *descr, const enum aes_action enc, const uint8_t *input,
259 … const uint8_t *input, uint8_t *output, uint32_t length, const uint8_t *iv,
278 int32_t aes_sync_gcm_auth_decrypt(struct aes_sync_descriptor *const descr, const uint8_t *input, ui…
307 int32_t aes_sync_gcm_update(struct aes_sync_descriptor *const descr, const uint8_t *input, uint8_t …
[all …]
A Dhpl_aes_sync.h101 …sync_ecb_crypt(struct _aes_sync_device *const dev, const enum aes_action enc, const uint8_t *input,
116 …sync_cbc_crypt(struct _aes_sync_device *const dev, const enum aes_action enc, const uint8_t *input,
132 …c_cfb128_crypt(struct _aes_sync_device *const dev, const enum aes_action enc, const uint8_t *input,
147 …nc_cfb64_crypt(struct _aes_sync_device *const dev, const enum aes_action enc, const uint8_t *input,
162 …nc_cfb32_crypt(struct _aes_sync_device *const dev, const enum aes_action enc, const uint8_t *input,
177 …nc_cfb16_crypt(struct _aes_sync_device *const dev, const enum aes_action enc, const uint8_t *input,
191 …ync_cfb8_crypt(struct _aes_sync_device *const dev, const enum aes_action enc, const uint8_t *input,
206 int32_t _aes_sync_ofb_crypt(struct _aes_sync_device *const dev, const uint8_t *input, uint8_t *outp…
223 int32_t _aes_sync_ctr_crypt(struct _aes_sync_device *const dev, const uint8_t *input, uint8_t *outp…
243 …_crypt_and_tag(struct _aes_sync_device *const dev, const enum aes_action enc, const uint8_t *input,
[all …]
/bsp/synwit/libraries/SWM341_CSL/SWM341_StdPeriph_Driver/
A DSWM341_cordic.h92 static __INLINE void CORDIC_Arctan(uint32_t input) in CORDIC_Arctan() argument
94 if((input > 819) && (input <= 8192)) in CORDIC_Arctan()
96 CORDIC->INPUT = input * 2; in CORDIC_Arctan()
100 else if((input > 8192) && (input <= 32768)) in CORDIC_Arctan()
102 CORDIC->INPUT = input; in CORDIC_Arctan()
106 else if((input > 32768) && (input < 10000*16384)) in CORDIC_Arctan()
108 CORDIC->INPUT = 32768*16384/input; in CORDIC_Arctan()
/bsp/Infineon/psoc6-cy8ckit-062-BLE/libs/TARGET_CY8CKIT-062-BLE/COMPONENT_CM0P/TOOLCHAIN_IAR/
A Dstartup_psoc6_01_cm0plus.s83 DCD NvicMux0_IRQHandler ; CM0+ NVIC Mux input 0
84 DCD NvicMux1_IRQHandler ; CM0+ NVIC Mux input 1
85 DCD NvicMux2_IRQHandler ; CM0+ NVIC Mux input 2
86 DCD NvicMux3_IRQHandler ; CM0+ NVIC Mux input 3
87 DCD NvicMux4_IRQHandler ; CM0+ NVIC Mux input 4
88 DCD NvicMux5_IRQHandler ; CM0+ NVIC Mux input 5
89 DCD NvicMux6_IRQHandler ; CM0+ NVIC Mux input 6
90 DCD NvicMux7_IRQHandler ; CM0+ NVIC Mux input 7
91 DCD NvicMux8_IRQHandler ; CM0+ NVIC Mux input 8
92 DCD NvicMux9_IRQHandler ; CM0+ NVIC Mux input 9
[all …]
/bsp/Infineon/psoc6-cy8ckit-062-WIFI-BT/libs/TARGET_CY8CKIT-062-WIFI-BT/COMPONENT_CM0P/TOOLCHAIN_IAR/
A Dstartup_psoc6_01_cm0plus.s83 DCD NvicMux0_IRQHandler ; CM0+ NVIC Mux input 0
84 DCD NvicMux1_IRQHandler ; CM0+ NVIC Mux input 1
85 DCD NvicMux2_IRQHandler ; CM0+ NVIC Mux input 2
86 DCD NvicMux3_IRQHandler ; CM0+ NVIC Mux input 3
87 DCD NvicMux4_IRQHandler ; CM0+ NVIC Mux input 4
88 DCD NvicMux5_IRQHandler ; CM0+ NVIC Mux input 5
89 DCD NvicMux6_IRQHandler ; CM0+ NVIC Mux input 6
90 DCD NvicMux7_IRQHandler ; CM0+ NVIC Mux input 7
91 DCD NvicMux8_IRQHandler ; CM0+ NVIC Mux input 8
92 DCD NvicMux9_IRQHandler ; CM0+ NVIC Mux input 9
[all …]
/bsp/cvitek/cv18xx_risc-v/
A Dgen_ld.py6 def generate_ldscript(input, output): argument
8 if not os.path.exists(input):
9 print('Error: file', input, 'not found')
21 …child = subprocess.Popen([gcc_cmd, '-E', '-P', '-x', 'c', input, '-o', output], stdout=subprocess.…
27 print(output, 'is generated from', input)
/bsp/xuantie/libraries/xuantie_libraries/csi/csi2/include/drv/
A Ddrv_fft.h73 void csky_mca_rfft_fxp32(csky_mca_fft_len_t fft_len, const fxp32_t *input, size_t input_size, fxp32…
74 void csky_mca_cfft_fxp32(csky_mca_fft_len_t fft_len, const fxp32_t *input, fxp32_t *output);
75 void csky_mca_rifft_fxp32(csky_mca_fft_len_t fft_len, const fxp32_t *input, fxp32_t *output);
76 void csky_mca_cifft_fxp32(csky_mca_fft_len_t fft_len, const fxp32_t *input, fxp32_t *output);
77 void csky_mca_power_spectrum_fxp32(csky_mca_fft_len_t fft_len, const fxp32_t *input, size_t input_s…
A Dfft.h77 void csky_mca_rfft_fxp32(csky_mca_fft_len_t fft_len, const fxp32_t *input, size_t input_size, fxp32…
78 void csky_mca_cfft_fxp32(csky_mca_fft_len_t fft_len, const fxp32_t *input, fxp32_t *output);
79 void csky_mca_rifft_fxp32(csky_mca_fft_len_t fft_len, const fxp32_t *input, fxp32_t *output);
80 void csky_mca_cifft_fxp32(csky_mca_fft_len_t fft_len, const fxp32_t *input, fxp32_t *output);
81 void csky_mca_power_spectrum_fxp32(csky_mca_fft_len_t fft_len, const fxp32_t *input, size_t input_s…
/bsp/microchip/same54/bsp/hpl/aes/
A Dhpl_aes.c236 __aes_sync_set_indata(dev, input, 4); in _aes_sync_ecb_crypt()
271 inptr = input; in _aes_sync_cbc_crypt()
313 inptr = input; in _aes_sync_cfb128_crypt()
358 inptr = input; in _aes_sync_cfb64_crypt()
402 inptr = input; in _aes_sync_cfb32_crypt()
524 inptr = input; in _aes_sync_ofb_crypt()
571 inptr = input; in _aes_sync_ctr_crypt()
822 inptr = input; in __aes_sync_gcm_update()
1022 src = input; in __aes_sync_ccm_crypt_and_tag()
1066 src = input; in __aes_sync_ccm_crypt_and_tag()
[all …]
/bsp/nxp/lpc/lpc55sxx/Libraries/drivers/
A Ddrv_gt911.c49 rt_err_t gt911_ctp_read(gt911_t *ctp, gt911_input_t *input);
75 rt_err_t gt911_ctp_read(gt911_t *ctp, gt911_input_t *input) in gt911_ctp_read() argument
85 input->num_pos = 0U; in gt911_ctp_read()
88 input->num_pos = rx_data[0] & 0x0F; in gt911_ctp_read()
93 for (rt_uint8_t i = 0; i < input->num_pos; i++) in gt911_ctp_read()
97input->pos[i].id = rx_data[point_offset]; /* 0x00: Trac… in gt911_ctp_read()
98input->pos[i].pos_x = rx_data[point_offset + 1] | (rx_data[point_offset + 2] << 8U); /* 0x01-0x02:… in gt911_ctp_read()
99input->pos[i].pos_y = rx_data[point_offset + 3] | (rx_data[point_offset + 4] << 8U); /* 0x03-0x04:… in gt911_ctp_read()
100input->pos[i].size = rx_data[point_offset + 5] | (rx_data[point_offset + 6] << 8U); /* 0x05-0x06:… in gt911_ctp_read()
/bsp/bouffalo_lab/libraries/bl_mcu_sdk/drivers/lhal/src/
A Dbflb_sec_sha.c125 input += fill; in bflb_sha1_update()
158 input += (fill * 64); in bflb_sha1_update()
231 input += fill; in bflb_sha512_update()
264 input += (fill * 128); in bflb_sha512_update()
548 const uint8_t *input, in bflb_sha1_link_update() argument
590 input += fill; in bflb_sha1_link_update()
614 input += (fill * 64); in bflb_sha1_link_update()
642 const uint8_t *input, in bflb_sha256_link_update() argument
650 const uint8_t *input, in bflb_sha512_link_update() argument
691 input += fill; in bflb_sha512_link_update()
[all …]
/bsp/apm32/libraries/APM32F4xx_Library/APM32F4xx_StdPeriphDriver/inc/
A Dapm32f4xx_cryp.h240 uint8_t *input, uint32_t length, uint8_t *output);
243 uint8_t IV[16], uint8_t *input,
247 uint8_t IV[16], uint8_t *input,
251 uint8_t CRYP_DES_ECB(CRYP_MODE_T mode, uint8_t key[8], uint8_t *input,
254 uint8_t CRYP_DES_CBC(CRYP_MODE_T mode, uint8_t key[8], uint8_t *input,
258 uint8_t CRYP_TDES_ECB(CRYP_MODE_T mode, uint8_t key[24], uint8_t *input,
261 uint8_t CRYP_TDES_CBC(CRYP_MODE_T mode,uint8_t key[24], uint8_t *input,
/bsp/k230/
A DSConstruct10 def generate_ldscript(input, output):
11 if not os.path.exists(input):
12 print('Error: file', input, 'not found')
22 # gcc -E -P -x c $input -o $output
24 …child = subprocess.Popen([gcc_cmd, '-E', '-P', '-x', 'c', input, '-o', output], stdout=subprocess.…
26 …child = subprocess.Popen(gcc_cmd + f' -E -P -x c {input} -o {output}', stdout=subprocess.PIPE, std…
30 print(output, 'is generated from', input)
/bsp/bouffalo_lab/libraries/bl_mcu_sdk/drivers/lhal/include/
A Dbflb_sec_sha.h125 int bflb_sha1_update(struct bflb_device_s *dev, struct bflb_sha1_ctx_s *ctx, const uint8_t *input, …
136 …date(struct bflb_device_s *dev, struct bflb_sha256_ctx_s *ctx, const uint8_t *input, uint32_t len);
147 …date(struct bflb_device_s *dev, struct bflb_sha512_ctx_s *ctx, const uint8_t *input, uint64_t len);
228 const uint8_t *input,
242 const uint8_t *input,
256 const uint8_t *input,
/bsp/allwinner/libraries/sunxi-hal/hal/source/usb/include/
A Dusb_os_platform.c113 void Usb_uint2str_dec(unsigned int input, char *str) in Usb_uint2str_dec() argument
119 if (input == 0) in Usb_uint2str_dec()
126 for (i = 0; input > 0; ++i) in Usb_uint2str_dec()
128 stack[i] = input % 10 + '0'; // characters in reverse order are put in 'stack' . in Usb_uint2str_dec()
129 input /= 10; in Usb_uint2str_dec()
/bsp/acm32/acm32f4xx-nucleo/libraries/HAL_Driver/Inc/
A DHAL_SHA1.h42 void HAL_SHA1_Update(SHA1_CTX *context,uint8_t *input,UINT32 inputLen);
72 void SHA_encode (uint8_t *output, UINT32 *input, UINT32 len);
73 void SHA_memcpy (uint8_t *output,uint8_t *input, UINT32 len);

Completed in 25 milliseconds

12345678910>>...12