| /bsp/mm32/libraries/MM32F3270_HAL/MM32F3270_HAL_Driver/Src/ |
| A D | hal_i2c.c | 116 void I2C_EnableInterrupts(I2C_Type * I2Cx, uint32_t interrupts, bool enable) in I2C_EnableInterrupts() argument 120 I2Cx->IMR |= interrupts; in I2C_EnableInterrupts() 124 I2Cx->IMR &= ~interrupts; in I2C_EnableInterrupts() 141 void I2C_ClearInterruptStatus(I2C_Type * I2Cx, uint32_t interrupts) in I2C_ClearInterruptStatus() argument 143 if ( (I2C_INT_RX_UNDER & interrupts) != 0u ) /* Clear receive buffer under status. */ in I2C_ClearInterruptStatus() 147 if ( (I2C_INT_TX_ABORT & interrupts) != 0u ) /* Clear I2C transmit abort status. */ in I2C_ClearInterruptStatus() 151 if ( (I2C_INT_ACTIVE & interrupts) != 0u ) /* Clear I2C interface activation status. */ in I2C_ClearInterruptStatus() 277 void I2C_MasterXferHandler(I2C_Type * I2Cx, I2C_MasterXfer_Type * xfer, uint32_t interrupts) in I2C_MasterXferHandler() argument 279 if ( 0u != (interrupts & I2C_INT_TX_ABORT) ) /* Early termination of program. */ in I2C_MasterXferHandler() 317 else if ( 0u != (interrupts & I2C_INT_RX_NOTEMPTY) ) /* Receive interrupt. */ in I2C_MasterXferHandler() [all …]
|
| A D | hal_rtc.c | 139 void RTC_EnableInterrupts(uint32_t interrupts, bool enable) in RTC_EnableInterrupts() argument 143 RTC->CRH |= interrupts; in RTC_EnableInterrupts() 147 RTC->CRH &= ~interrupts; in RTC_EnableInterrupts() 158 void RTC_ClearInterruptStatus(uint32_t interrupts) in RTC_ClearInterruptStatus() argument 160 RTC->CRL &= ~interrupts; in RTC_ClearInterruptStatus() 346 void RTC_TimeHandler(RTC_Init_Type * init, RTC_Time_Type * time, uint32_t interrupts) in RTC_TimeHandler() argument 349 if ( ( 0u == (interrupts & RTC_INT_ALARM) ) && ( 1u == (interrupts & RTC_INT_SEC) ) ) in RTC_TimeHandler() 359 …if (0u != (interrupts & RTC_INT_ALARM) ) /* When the alarm count value is the same as the current … in RTC_TimeHandler()
|
| A D | hal_dma.c | 51 void DMA_EnableChannelInterrupts(DMA_Type * DMAx, uint32_t channel, uint32_t interrupts, bool enabl… in DMA_EnableChannelInterrupts() argument 55 DMAx->CH[channel].CCR |= (interrupts & 0xEu); in DMA_EnableChannelInterrupts() 59 DMAx->CH[channel].CCR &= ~(interrupts & 0xEu); in DMA_EnableChannelInterrupts() 68 void DMA_ClearChannelInterruptStatus(DMA_Type * DMAx, uint32_t channel, uint32_t interrupts) in DMA_ClearChannelInterruptStatus() argument 70 DMAx->IFCR = ( (interrupts & 0xFu) << (channel * 4u) ); in DMA_ClearChannelInterruptStatus()
|
| A D | hal_adc.c | 86 void ADC_EnableInterrupts(ADC_Type * ADCx, uint32_t interrupts, bool enable) in ADC_EnableInterrupts() argument 90 if ( 0u != (ADC_STATUS_CONV_SLOT_DONE & interrupts) ) in ADC_EnableInterrupts() 94 if ( 0u != (ADC_STATUS_CONV_SAMPLE_DONE & interrupts) ) in ADC_EnableInterrupts() 98 if ( 0u != (ADC_STATUS_CONV_SEQ_DONE & interrupts) ) in ADC_EnableInterrupts() 102 if ( 0u != (ADC_STATUS_COMPARE_DONE & interrupts) ) in ADC_EnableInterrupts() 109 if ( 0u != (ADC_STATUS_CONV_SLOT_DONE & interrupts) ) in ADC_EnableInterrupts() 113 if ( 0u != (ADC_STATUS_CONV_SAMPLE_DONE & interrupts) ) in ADC_EnableInterrupts() 117 if ( 0u != (ADC_STATUS_CONV_SEQ_DONE & interrupts) ) in ADC_EnableInterrupts() 121 if ( 0u != (ADC_STATUS_COMPARE_DONE & interrupts) ) in ADC_EnableInterrupts()
|
| A D | hal_usb.c | 29 void USB_EnableInterrupts(USB_Type * USBx, uint32_t interrupts, bool enable) in USB_EnableInterrupts() argument 33 USBx->INTENB |= interrupts; in USB_EnableInterrupts() 37 USBx->INTENB &= ~interrupts; in USB_EnableInterrupts() 53 void USB_ClearInterruptStatus(USB_Type * USBx, uint32_t interrupts) in USB_ClearInterruptStatus() argument 56 USBx->INTSTAT = interrupts & enb; in USB_ClearInterruptStatus() 59 void USB_EnableErrInterrupts(USB_Type * USBx, uint32_t interrupts, bool enable) in USB_EnableErrInterrupts() argument 63 USBx->ERRENB |= interrupts; in USB_EnableErrInterrupts() 67 USBx->ERRENB &= ~interrupts; in USB_EnableErrInterrupts() 85 void USB_ClearErrInterruptStatus(USB_Type * USBx, uint32_t interrupts) in USB_ClearErrInterruptStatus() argument 88 USBx->ERRSTAT = interrupts & enb; in USB_ClearErrInterruptStatus()
|
| A D | hal_uart.c | 71 void UART_EnableInterrupts(UART_Type * UARTx, uint32_t interrupts, bool enable) in UART_EnableInterrupts() argument 73 (enable) ? (UARTx->IER |= interrupts) : (UARTx->IER &= ~interrupts); in UART_EnableInterrupts() 115 void UART_ClearInterruptStatus(UART_Type * UARTx, uint32_t interrupts) in UART_ClearInterruptStatus() argument 117 UARTx->ICR = interrupts; in UART_ClearInterruptStatus()
|
| A D | hal_spi.c | 113 void SPI_EnableInterrupts(SPI_Type * SPIx, uint32_t interrupts, bool enable) in SPI_EnableInterrupts() argument 117 SPIx->INTEN |= interrupts; in SPI_EnableInterrupts() 121 SPIx->INTEN &= ~interrupts; in SPI_EnableInterrupts() 130 void SPI_ClearInterruptStatus(SPI_Type * SPIx, uint32_t interrupts) in SPI_ClearInterruptStatus() argument 132 SPIx->INTCLR = interrupts; in SPI_ClearInterruptStatus()
|
| A D | hal_tim_basic.c | 44 void TIM_BASIC_EnableInterrupts(TIM_BASIC_Type *TIMx, uint32_t interrupts, bool enable) in TIM_BASIC_EnableInterrupts() argument 48 TIMx->DIER |= interrupts; in TIM_BASIC_EnableInterrupts() 52 TIMx->DIER &= ~interrupts; in TIM_BASIC_EnableInterrupts()
|
| A D | hal_wwdg.c | 26 void WWDG_EnableInterrupts(WWDG_Type * WWDGx, uint32_t interrupts, bool enable) in WWDG_EnableInterrupts() argument 28 if ( (true == enable) && (WWDG_INT_ALMOST_TIMEOUT == interrupts) ) in WWDG_EnableInterrupts()
|
| A D | hal_iwdg.c | 39 void IWDG_EnableInterrupts(IWDG_Type * IWDGx, uint32_t interrupts, bool enable) in IWDG_EnableInterrupts() argument 41 if( (true == enable ) && (IWDG_INT_ALMOST_TIMEOUT == interrupts) ) in IWDG_EnableInterrupts()
|
| A D | hal_sdio.c | 101 void SDIO_EnableInterrupts(SDIO_Type * SDIOx, uint32_t interrupts, bool enable) in SDIO_EnableInterrupts() argument 105 SDIOx->MMCINTMASK |= interrupts; in SDIO_EnableInterrupts() 109 SDIOx->MMCINTMASK &= ~interrupts; in SDIO_EnableInterrupts()
|
| A D | hal_tim_16b.c | 70 void TIM_16B_EnableInterrupts(TIM_16B_Type * TIMx, uint32_t interrupts, bool enable) in TIM_16B_EnableInterrupts() argument 74 TIMx->DIER |= interrupts; in TIM_16B_EnableInterrupts() 78 TIMx->DIER &= ~interrupts; in TIM_16B_EnableInterrupts()
|
| A D | hal_tim_32b.c | 70 void TIM_32B_EnableInterrupts(TIM_32B_Type * TIMx, uint32_t interrupts, bool enable) in TIM_32B_EnableInterrupts() argument 74 TIMx->DIER |= interrupts; in TIM_32B_EnableInterrupts() 78 TIMx->DIER &= ~interrupts; in TIM_32B_EnableInterrupts()
|
| A D | hal_tim_adv.c | 70 void TIM_ADV_EnableInterrupts(TIM_ADV_Type * TIMx, uint32_t interrupts, bool enable) in TIM_ADV_EnableInterrupts() argument 74 TIMx->DIER |= interrupts; in TIM_ADV_EnableInterrupts() 78 TIMx->DIER &= ~interrupts; in TIM_ADV_EnableInterrupts()
|
| /bsp/mm32/libraries/MM32F3270_HAL/MM32F3270_HAL_Driver/Inc/ |
| A D | hal_usb.h | 150 void USB_EnableInterrupts(USB_Type * USBx, uint32_t interrupts, bool enable); 175 void USB_ClearInterruptStatus(USB_Type * USBx, uint32_t interrupts); 185 void USB_EnableErrInterrupts(USB_Type * USBx, uint32_t interrupts, bool enable); 210 void USB_ClearErrInterruptStatus(USB_Type * USBx, uint32_t interrupts);
|
| A D | hal_rtc.h | 181 void RTC_EnableInterrupts(uint32_t interrupts, bool enable); 196 void RTC_ClearInterruptStatus(uint32_t interrupts); 239 void RTC_TimeHandler(RTC_Init_Type * init, RTC_Time_Type * time, uint32_t interrupts);
|
| A D | hal_i2c.h | 178 void I2C_EnableInterrupts(I2C_Type * I2Cx, uint32_t interrupts, bool enable); 203 void I2C_ClearInterruptStatus(I2C_Type * I2Cx, uint32_t interrupts); 222 void I2C_MasterXferHandler(I2C_Type * I2Cx, I2C_MasterXfer_Type * xfer, uint32_t interrupts);
|
| A D | hal_dma.h | 117 void DMA_EnableChannelInterrupts(DMA_Type * DMAx, uint32_t channel, uint32_t interrupts, bool e… 136 void DMA_ClearChannelInterruptStatus(DMA_Type * DMAx, uint32_t channel, uint32_t interrupts);
|
| A D | hal_uart.h | 148 void UART_EnableInterrupts(UART_Type * UARTx, uint32_t interrupts, bool enable); 165 void UART_ClearInterruptStatus(UART_Type * UARTx, uint32_t interrupts);
|
| A D | hal_spi.h | 150 void SPI_EnableInterrupts(SPI_Type * SPIx, uint32_t interrupts, bool enable); 167 void SPI_ClearInterruptStatus(SPI_Type * SPIx, uint32_t interrupts);
|
| A D | hal_wwdg.h | 103 void WWDG_EnableInterrupts(WWDG_Type * WWDGx, uint32_t interrupts, bool enable);
|
| A D | hal_iwdg.h | 127 void IWDG_EnableInterrupts(IWDG_Type * IWDGx, uint32_t interrupts, bool enable);
|
| A D | hal_tim_basic.h | 125 void TIM_BASIC_EnableInterrupts(TIM_BASIC_Type *TIMx, uint32_t interrupts, bool enable);
|
| /bsp/nuvoton/libraries/m460/rtt_port/emac/ |
| A D | synopGMAC_Dev.c | 1773 u32 interrupts = 0; in synopGMAC_get_interrupt_type() local 1777 if (data & DmaIntErrorMask) interrupts |= synopGMACDmaError; in synopGMAC_get_interrupt_type() 1778 if (data & DmaIntRxNormMask) interrupts |= synopGMACDmaRxNormal; in synopGMAC_get_interrupt_type() 1779 if (data & DmaIntRxAbnMask) interrupts |= synopGMACDmaRxAbnormal; in synopGMAC_get_interrupt_type() 1780 if (data & DmaIntRxStoppedMask) interrupts |= synopGMACDmaRxStopped; in synopGMAC_get_interrupt_type() 1781 if (data & DmaIntTxNormMask) interrupts |= synopGMACDmaTxNormal; in synopGMAC_get_interrupt_type() 1783 if (data & DmaIntTxStoppedMask) interrupts |= synopGMACDmaTxStopped; in synopGMAC_get_interrupt_type() 1785 return interrupts; in synopGMAC_get_interrupt_type() 1796 void synopGMAC_enable_interrupt(synopGMACdevice *gmacdev, u32 interrupts) in synopGMAC_enable_interrupt() argument 1798 synopGMACWriteReg(gmacdev->DmaBase, DmaInterrupt, interrupts); in synopGMAC_enable_interrupt() [all …]
|
| /bsp/nuvoton/libraries/ma35/rtt_port/gmac/ |
| A D | synopGMAC_Dev.c | 1773 u32 interrupts = 0; in synopGMAC_get_interrupt_type() local 1777 if (data & DmaIntErrorMask) interrupts |= synopGMACDmaError; in synopGMAC_get_interrupt_type() 1778 if (data & DmaIntRxNormMask) interrupts |= synopGMACDmaRxNormal; in synopGMAC_get_interrupt_type() 1779 if (data & DmaIntRxAbnMask) interrupts |= synopGMACDmaRxAbnormal; in synopGMAC_get_interrupt_type() 1780 if (data & DmaIntRxStoppedMask) interrupts |= synopGMACDmaRxStopped; in synopGMAC_get_interrupt_type() 1781 if (data & DmaIntTxNormMask) interrupts |= synopGMACDmaTxNormal; in synopGMAC_get_interrupt_type() 1783 if (data & DmaIntTxStoppedMask) interrupts |= synopGMACDmaTxStopped; in synopGMAC_get_interrupt_type() 1785 return interrupts; in synopGMAC_get_interrupt_type() 1796 void synopGMAC_enable_interrupt(synopGMACdevice *gmacdev, u32 interrupts) in synopGMAC_enable_interrupt() argument 1798 synopGMACWriteReg(gmacdev->DmaBase, DmaInterrupt, interrupts); in synopGMAC_enable_interrupt() [all …]
|