Home
last modified time | relevance | path

Searched refs:mode_reg (Results 1 – 3 of 3) sorted by relevance

/bsp/zynqmp-a53-dfzu2eg/drivers/
A Ddrv_uart.c73 rt_uint32_t mode_reg; in _uart_baudrate_init() local
91 mode_reg = readl(base + XUARTPS_MR_OFFSET); in _uart_baudrate_init()
94 if (mode_reg & XUARTPS_MR_CLKSEL) in _uart_baudrate_init()
170 rt_uint32_t mode_reg = 0U; in zynqmp_uart_configure() local
173 mode_reg = readl(uart->hw_base + XUARTPS_MR_OFFSET); in zynqmp_uart_configure()
176 mode_reg &= (~((rt_uint32_t)XUARTPS_MR_CHARLEN_MASK | in zynqmp_uart_configure()
212 mode_reg |= (rt_uint32_t)XUARTPS_MR_PARITY_NONE; in zynqmp_uart_configure()
215 mode_reg |= (rt_uint32_t)XUARTPS_MR_PARITY_ODD; in zynqmp_uart_configure()
218 mode_reg |= (rt_uint32_t)XUARTPS_MR_PARITY_EVEN; in zynqmp_uart_configure()
221 mode_reg |= (rt_uint32_t)XUARTPS_MR_PARITY_NONE; in zynqmp_uart_configure()
[all …]
/bsp/k230/drivers/interdrv/adc/
A Ddrv_adc.h45 rt_uint32_t mode_reg; /**< 0x08 */ member
A Ddrv_adc.c67 writel(0x0, &adc_regs->mode_reg); in k230_adc_hw_init()

Completed in 10 milliseconds