Home
last modified time | relevance | path

Searched refs:pConfig (Results 1 – 25 of 32) sorted by relevance

12

/bsp/ft2004/libraries/bsp/ft_sd/
A Dft_sdctrl.c29 FSdCtrl_Config_t *pConfig; in FSdCtrl_ClkFreqSetup() local
36 pConfig = &pFtsdCtrl->config; in FSdCtrl_ClkFreqSetup()
68 FSdCtrl_Config_t *pConfig; in FsdCtrl_Init() local
70 pConfig = &pFtsdCtrl->config; in FsdCtrl_Init()
107 FSdCtrl_Config_t *pConfig; in FSdCtrl_CardDetect() local
124 return pConfig->cardDetect; in FSdCtrl_CardDetect()
129 FSdCtrl_Config_t *pConfig; in FSdCtrl_ResetDma() local
166 FSdCtrl_Config_t *pConfig; in FSdCtrl_WriteData() local
193 FSdCtrl_Config_t *pConfig; in FSdCtrl_ReadData() local
221 FSdCtrl_Config_t *pConfig; in FsdCtrl_privateSendCmd() local
[all …]
A Dft_sdctrl_intr.c31 FSdCtrl_Config_t *pConfig; in FSdCtrl_NormalIrq() local
34 pConfig = &pFtsdCtrl->config; in FSdCtrl_NormalIrq()
45 Ft_out32(pConfig->baseAddress + NORMAL_INT_STATUS_REG, 0); in FSdCtrl_NormalIrq()
50 FSdCtrl_Config_t *pConfig; in FSdCtrl_DmaIrq() local
53 pConfig = &pFtsdCtrl->config; in FSdCtrl_DmaIrq()
62 Ft_out32(pConfig->baseAddress + BD_ISR_REG, BD_ISR_ALL_MASK); in FSdCtrl_DmaIrq()
63 Ft_out32(pConfig->baseAddress + BD_ISR_REG, 0); in FSdCtrl_DmaIrq()
68 FSdCtrl_Config_t *pConfig; in FSdCtrl_ErrIrq() local
71 pConfig = &pFtsdCtrl->config; in FSdCtrl_ErrIrq()
80 Ft_out32(pConfig->baseAddress + ERROR_INT_STATUS_REG, ERROR_INT_STATUS_ALL_MASK); in FSdCtrl_ErrIrq()
[all …]
A Dft_sdctrl_option.c23 FSdCtrl_Config_t *pConfig; in FSdCtrl_NormalIrqSet() local
26 pConfig = &pFtsdCtrl->config; in FSdCtrl_NormalIrqSet()
32 Ft_out32(pConfig->baseAddress + NORMAL_INT_EN_REG_OFFSET, regValue); in FSdCtrl_NormalIrqSet()
37 FSdCtrl_Config_t *pConfig; in FsdCtrl_errorIrqSet() local
40 pConfig = &pFtsdCtrl->config; in FsdCtrl_errorIrqSet()
45 Ft_out32(pConfig->baseAddress + ERROR_INT_EN_REG_OFFSET, regValue); in FsdCtrl_errorIrqSet()
50 FSdCtrl_Config_t *pConfig; in FSdCtrl_BdIrqSet() local
53 pConfig = &pFtsdCtrl->config; in FSdCtrl_BdIrqSet()
60 Ft_out32(pConfig->baseAddress + BD_ISR_EN_REG_OFFSET, regValue); in FSdCtrl_BdIrqSet()
A Dft_sdctrl_hw.c24 FSdCtrl_Config_t *pConfig; in FSdCtrl_Reset() local
27 pConfig = &pFtsdCtrl->config; in FSdCtrl_Reset()
29 Ft_setBit32(pConfig->baseAddress + SOFTWARE_RESET_REG_OFFSET, SOFTWARE_RESET_SRST); in FSdCtrl_Reset()
32 Ft_clearBit32(pConfig->baseAddress + SOFTWARE_RESET_REG_OFFSET, SOFTWARE_RESET_SRST); in FSdCtrl_Reset()
35 while ((!(Ft_in32(pConfig->baseAddress + STATUS_REG) & STATUS_REG_DLSL(1)))) in FSdCtrl_Reset()
/bsp/nv32f100x/lib/src/
A Dsim.c89 if(pConfig->sBits.bETMSYNC) in SIM_Init()
93 if(pConfig->sBits.bRXDCE) in SIM_Init()
97 if(pConfig->sBits.bTXDME) in SIM_Init()
101 if(pConfig->sBits.bACIC) in SIM_Init()
168 if(pConfig->sBits.bETMSYNC) in SIM_Init()
172 if(pConfig->sBits.bRXDCE) in SIM_Init()
176 if(pConfig->sBits.bTXDME) in SIM_Init()
180 if(pConfig->sBits.bACTRG) in SIM_Init()
244 if(pConfig->sBits.bRXDCE) in SIM_Init()
248 if(pConfig->sBits.bTXDME) in SIM_Init()
[all …]
A Dics.c33 void FEI_to_FEE(ICS_ConfigType *pConfig) in FEI_to_FEE() argument
100 void FEI_to_FBI(ICS_ConfigType *pConfig) in FEI_to_FBI() argument
961 FEI_to_FEE(pConfig); in ICS_Init()
968 FEI_to_FEE_OSC(pConfig); in ICS_Init()
974 FEI_to_FBE_OSC(pConfig); in ICS_Init()
993 FEI_to_FBI(pConfig); in ICS_Init()
994 FBI_to_FBILP(pConfig); in ICS_Init()
1050 if(pConfig->bGain) /*高增益振荡器选择*/ in OSC_Init()
1056 if(pConfig->bRange) /*频率范围的选择*/ in OSC_Init()
1071 if(pConfig->bEnable) /*OSC使能*/ in OSC_Init()
[all …]
A Dspi.c70 if( pConfig->sSettings.bIntEn) in SPI_Init()
87 if( pConfig->sSettings.bTxIntEn) in SPI_Init()
103 if( pConfig->sSettings.bMasterMode) in SPI_Init()
116 if( pConfig->sSettings.bClkPhase1) in SPI_Init()
123 if( pConfig->sSettings.bShiftLSBFirst) in SPI_Init()
127 if( pConfig->sSettings.bMatchIntEn) in SPI_Init()
131 if( pConfig->sSettings.bModeFaultEn) in SPI_Init()
142 if( pConfig->sSettings.bPinAsOuput) in SPI_Init()
156 if(pConfig->sSettings.bMasterMode) in SPI_Init()
158 SPI_SetBaudRate(pSPI,pConfig->u32BusClkHz,pConfig->u32BitRate); in SPI_Init()
[all …]
A Dwdog.c150 void WDOG_Init(WDOG_ConfigPtr pConfig) in WDOG_Init() argument
159 u16Toval = pConfig->u16ETMeOut; in WDOG_Init()
160 u16Win = pConfig->u16WinETMe; in WDOG_Init()
162 if(pConfig->sBits.bDisable) in WDOG_Init()
166 if(pConfig->sBits.bIntEnable) in WDOG_Init()
170 if(pConfig->sBits.bStopEnable) in WDOG_Init()
174 if(pConfig->sBits.bDbgEnable) in WDOG_Init()
178 if(pConfig->sBits.bWaitEnable) in WDOG_Init()
182 if(pConfig->sBits.bUpdateEnable) in WDOG_Init()
186 if(pConfig->sBits.bWinEnable) in WDOG_Init()
[all …]
A Drtc.c59 void RTC_Init(RTC_ConfigType *pConfig) in RTC_Init() argument
70 u16ModVal = pConfig->u16ModuloValue; in RTC_Init()
73 if (pConfig->bRTCOut) in RTC_Init()
79 if (pConfig->bInterruptEn) in RTC_Init()
89 if (pConfig->bFlag) in RTC_Init()
94 u16Clocksource = pConfig->bClockSource; in RTC_Init()
95 u16Prescler = pConfig->bClockPresaler; in RTC_Init()
A Dpit.c62 void PIT_Init(uint8_t u8Channel_No, PIT_ConfigType *pConfig) in PIT_Init() argument
66 if (pConfig->bFreeze) in PIT_Init()
71 if (pConfig->bModuleDis == 0) in PIT_Init()
76 PIT_SetLoadVal(u8Channel_No, pConfig->u32LoadValue); in PIT_Init()
78 if (pConfig->bInterruptEn) in PIT_Init()
95 if (pConfig->bChainMode) in PIT_Init()
100 if (pConfig->bETMerEn) in PIT_Init()
A Dacmp.c64 void ACMP_Init(ACMP_Type *pACMPx, ACMP_ConfigType *pConfig) in ACMP_Init() argument
72 if(pConfig->sCtrlStatus.bits.bIntEn) in ACMP_Init()
78 if(pConfig->sCtrlStatus.bits.bIntEn) in ACMP_Init()
82 pACMPx->C0 = pConfig->sPinSelect.byte; in ACMP_Init()
83 ACMP_ConfigDAC(pACMPx, &pConfig->sDacSet ); in ACMP_Init()
85 pACMPx->C2 = pConfig->sPinEnable.byte; in ACMP_Init()
86 pACMPx->CS = pConfig->sCtrlStatus.byte; in ACMP_Init()
A Dcrc.c53 void CRC_Init(CRC_ConfigType *pConfig) in CRC_Init() argument
61 u32Sc |= ((pConfig->bWidth & 0x01)<<24); in CRC_Init()
62 u32Sc |= CRC_CTRL_TOTR(pConfig->bTransposeReadType & 0x03); in CRC_Init()
63 u32Sc |= CRC_CTRL_TOT(pConfig->bTransposeWriteType & 0x03); in CRC_Init()
65 if (pConfig->bFinalXOR) in CRC_Init()
72 if ( pConfig->bWidth ) in CRC_Init()
74 CRC0->GPOLY = pConfig->u32PolyData; in CRC_Init()
78 …CRC0->GPOLY_ACCESS16BIT.GPOLYL = pConfig->u32PolyData; /*!< only 16-bit write allowed */ … in CRC_Init()
A Detm.c848 pETM->MODE = pConfig->mode; in ETM_Init()
849 pETM->MOD = pConfig->modulo; in ETM_Init()
850 pETM->CNT = pConfig->cnt; in ETM_Init()
857 pETM->CNTIN = pConfig->cntin; in ETM_Init()
858 pETM->SYNC = pConfig->sync; in ETM_Init()
863 pETM->POL = pConfig->pol; in ETM_Init()
864 pETM->FMS = pConfig->fms; in ETM_Init()
865 pETM->FILTER = pConfig->filter; in ETM_Init()
867 pETM->FLTPOL = pConfig->fltpol; in ETM_Init()
868 pETM->CONF = pConfig->conf; in ETM_Init()
[all …]
A Dkbi.c65 void KBI_Init(KBI_Type *pKBI, KBI_ConfigType *pConfig) in KBI_Init() argument
125 sc = pConfig->sBits.bMode; in KBI_Init()
131 if(pConfig->sPin[i].bEn) in KBI_Init()
134 pKBI->ES = (pKBI->ES & ~(1<<i)) | (pConfig->sPin[i].bEdge << i); in KBI_Init()
160 sc = pConfig->sBits.bRstKbsp<<KBI_SC_RSTKBSP_SHIFT; in KBI_Init()
164 sc = pConfig->sBits.bKbspEn<<KBI_SC_KBSPEN_SHIFT; in KBI_Init()
172 if(pConfig->sBits.bIntEn) in KBI_Init()
A Duart.c41 void UART_Init(UART_Type *pUART, UART_ConfigType *pConfig) in UART_Init() argument
45 uint32_t u32SysClk = pConfig->u32SysClkHz; in UART_Init()
46 uint32_t u32Baud = pConfig->u32Baudrate; in UART_Init()
138 void UART_SetBaudrate(UART_Type *pUART, UART_ConfigBaudrateType *pConfig) in UART_SetBaudrate() argument
142 uint32_t u32SysClk = pConfig->u32SysClkHz; in UART_SetBaudrate()
143 uint32_t u32baud = pConfig->u32Baudrate; in UART_SetBaudrate()
/bsp/ft2004/libraries/bsp/ft_qspi/
A Dft_qspi.c35 pQspi->config = *pConfig; in FQSpi_CfgInitialize()
57 pConfig = &pQspi->config; in FQSpi_MemcpyToReg()
105 pConfig = &pQspi->config; in FQSpi_MemcpyFromReg()
140 pConfig = &pQspi->config; in FQSpi_FlashRead()
185 pConfig = &pQspi->config; in FQSpi_FlashWrite()
253 pConfig = &pQspi->config; in FQSpi_FlashRegSet()
288 pConfig = &pQspi->config; in FQSpi_FlashRegSetWithaddr()
326 pConfig = &pQspi->config; in FQSpi_FlashRegGet()
353 pConfig = &pQspi->config; in FQSpi_FlashRegGetWithAddr()
385 pConfig = &pQspi->config; in FQSpi_Write()
[all …]
A Dqspi_hw.c20 FQSpi_Config_t *pConfig = NULL; in FQSpi_Reset() local
22 pConfig = &pQspi->config; in FQSpi_Reset()
23 Ft_out32(pConfig->baseAddress + FT_REG_QSPI_CAP_OFFSET, in FQSpi_Reset()
24 … FT_REG_QSPI_CAP_FLASH_NUM(pConfig->qspiDevNum) | FT_REG_QSPI_CAP_FLASH_CAP(pConfig->capacity)); in FQSpi_Reset()
/bsp/nv32f100x/lib/inc/
A Dics.h301 void ICS_Init(ICS_ConfigType *pConfig);
305 void OSC_Init(OSC_ConfigType *pConfig);
326 void FEI_to_FEE(ICS_ConfigType *pConfig);
327 void FEI_to_FBI(ICS_ConfigType *pConfig);
328 void FEI_to_FBE(ICS_ConfigType *pConfig);
329 void FEE_to_FBI(ICS_ConfigType *pConfig);
330 void FEE_to_FEI(ICS_ConfigType *pConfig);
331 void FEE_to_FBE(ICS_ConfigType *pConfig);
332 void FBE_to_FEE(ICS_ConfigType *pConfig);
333 void FBE_to_FEI(ICS_ConfigType *pConfig);
[all …]
A Duart.h476 void UART_Init(UART_Type *pUART, UART_ConfigType *pConfig);
479 void UART_SetBaudrate(UART_Type *pUART, UART_ConfigBaudrateType *pConfig);
A Dcrc.h97 void CRC_Init(CRC_ConfigType *pConfig);
A Dwdog.h185 void WDOG_Init(WDOG_ConfigPtr pConfig);
A Drtc.h215 void RTC_Init(RTC_ConfigType *pConfig);
/bsp/rockchip/common/rk_hal/lib/hal/src/cru/
A Dhal_cru.c357 const struct PLL_CONFIG *pConfig; in HAL_CRU_SetPllFreq() local
368 pConfig = CRU_PllGetSettings(pSetup, rate); in HAL_CRU_SetPllFreq()
369 if (!pConfig) { in HAL_CRU_SetPllFreq()
383 WRITE_REG_MASK_WE(*(pSetup->conOffset0), PLL_FBDIV_MASK, pConfig->fbDiv << PLL_FBDIV_SHIFT); in HAL_CRU_SetPllFreq()
384 WRITE_REG_MASK_WE(*(pSetup->conOffset3), PLL_DSMPD_MASK, pConfig->dsmpd << PLL_DSMPD_SHIFT); in HAL_CRU_SetPllFreq()
386 if (pConfig->frac) { in HAL_CRU_SetPllFreq()
519 const struct PLL_CONFIG *pConfig; in HAL_CRU_SetPllFreq() local
530 pConfig = CRU_PllGetSettings(pSetup, rate); in HAL_CRU_SetPllFreq()
531 if (!pConfig) { in HAL_CRU_SetPllFreq()
545 WRITE_REG_MASK_WE(*(pSetup->conOffset0), PLL_FBDIV_MASK, pConfig->fbDiv << PLL_FBDIV_SHIFT); in HAL_CRU_SetPllFreq()
[all …]
/bsp/ft2004/libraries/bsp/ft_gmac/
A Dft_gmac.c96 FGmac_Config_t *pConfig; in Ft_Gmac_UseDefaultMacAddr() local
98 pConfig = &Gmac->Config; in Ft_Gmac_UseDefaultMacAddr()
100 MacAddrLo = Ft_in32(pConfig->BaseAddress + GMAC_MAC_ADDR0_LOWER16BIT_OFFSET); in Ft_Gmac_UseDefaultMacAddr()
101 MacAddrHi = Ft_in32(pConfig->BaseAddress + GMAC_MAC_ADDR0_UPPER16BIT_OFFSET); in Ft_Gmac_UseDefaultMacAddr()
/bsp/ft2004/drivers/
A Ddrv_eth.c211 FGmac_Config_t *pConfig; in rt_ft2004_gmac_init() local
225 pConfig = Ft_Gmac_LookupConfig(pOsMac->Gmac.Config.InstanceId); in rt_ft2004_gmac_init()
226 if (NULL == pConfig) in rt_ft2004_gmac_init()
233 if (FST_SUCCESS != Ft_GmacCfgInitialize(&pOsMac->Gmac, pConfig)) in rt_ft2004_gmac_init()

Completed in 38 milliseconds

12