Home
last modified time | relevance | path

Searched refs:prediv (Results 1 – 13 of 13) sorted by relevance

/bsp/n32/libraries/n32_drivers/
A Ddrv_wdt.c94 uint32_t relv, prediv; in n32_wdt_control() local
98 prediv = IWDG->PREDIV; in n32_wdt_control()
104 *(uint16_t *)args = ((relv * LsiFreq) / prediv); in n32_wdt_control()
128 *(uint16_t *)args = ((relv * LsiFreq) / prediv) - \ in n32_wdt_control()
/bsp/dm365/platform/
A Ddm365.c226 unsigned long prediv, postdiv; in davinci_clk_init() local
244 prediv = (davinci_readl(DAVINCI_PLL_CNTRL0_BASE + PREDIV) & in davinci_clk_init()
261 pll_rate = ((fixedrate / prediv) * (2 * pll0_mult)) / postdiv; in davinci_clk_init()
277 prediv = (davinci_readl(DAVINCI_PLL_CNTRL1_BASE + PREDIV) & in davinci_clk_init()
281 pll_rate = ((fixedrate / prediv) * (2 * pll1_mult)) / postdiv; in davinci_clk_init()
/bsp/mm32/mm32f3270-100ask-pitaya/board/
A Dboard.c66 uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U; in update_systemclock() local
106 prediv = (RCC->PLLCFGR>>8)&0x07; // PLL的分频系数:PLLCFGR[10:8] in update_systemclock()
108 sysclockfreq = pllclk * (pllmul+1) / (prediv+1); in update_systemclock()
/bsp/allwinner/libraries/sunxi-hal/hal/source/ccmu/sunxi-ng/
A Dccu_mux.c14 u16 prediv = 1; in ccu_mux_get_prediv() local
26 return common->prediv; in ccu_mux_get_prediv()
43 prediv = cm->fixed_predivs[i].div; in ccu_mux_get_prediv()
58 prediv = div + 1; in ccu_mux_get_prediv()
62 return prediv; in ccu_mux_get_prediv()
A Dccu_gate.c89 rate /= cg->common.prediv; in ccu_gate_recalc_rate()
103 div = cg->common.prediv; in ccu_gate_round_rate()
A Dccu_common.h49 u32 prediv; member
A Dccu_gate.h41 .prediv = _prediv, \
/bsp/synwit/libraries/SWM341_drivers/
A Ddrv_sdio.c566 uint32_t prediv; in swm_sdio_clock_get() local
569 case 0: prediv = 1; break; in swm_sdio_clock_get()
570 case 1: prediv = 3; break; in swm_sdio_clock_get()
571 case 2: prediv = 2; break; in swm_sdio_clock_get()
572 case 3: prediv = 0; break; in swm_sdio_clock_get()
574 return (SystemCoreClock / (1 << prediv)); in swm_sdio_clock_get()
/bsp/synwit/libraries/SWM341_CSL/SWM341_StdPeriph_Driver/
A DSWM341_sdio.c583 uint32_t prediv; in calcSDCLKDiv() local
586 case 0: prediv = 1; break; in calcSDCLKDiv()
587 case 1: prediv = 3; break; in calcSDCLKDiv()
588 case 2: prediv = 2; break; in calcSDCLKDiv()
589 case 3: prediv = 0; break; in calcSDCLKDiv()
592 uint32_t clkdiv = (SystemCoreClock / (1 << prediv)) / freq; in calcSDCLKDiv()
A DSWM341_timr.h10 void TIMR_Init(TIMR_TypeDef * TIMRx, uint32_t mode, uint16_t prediv, uint32_t period, uint32_t int_…
A DSWM341_timr.c37 void TIMR_Init(TIMR_TypeDef * TIMRx, uint32_t mode, uint16_t prediv, uint32_t period, uint32_t int_… in TIMR_Init() argument
53 TIMRx->PREDIV = prediv - 1; in TIMR_Init()
/bsp/synwit/libraries/SWM320_CSL/SWM320_StdPeriph_Driver/
A DSWM320_sdio.c584 uint32_t prediv = ((SYS->CLKDIV & SYS_CLKDIV_SDIO_Msk) >> SYS_CLKDIV_SDIO_Pos); in calcSDCLKDiv() local
585 uint32_t clkdiv = (SystemCoreClock / (1 << prediv)) / freq; in calcSDCLKDiv()
/bsp/synwit/libraries/SWM320_drivers/
A Ddrv_sdio.c566 uint32_t prediv = ((SYS->CLKDIV & SYS_CLKDIV_SDIO_Msk) >> SYS_CLKDIV_SDIO_Pos); in swm_sdio_clock_get() local
567 return (SystemCoreClock / (1 << prediv)); in swm_sdio_clock_get()

Completed in 30 milliseconds