Home
last modified time | relevance | path

Searched refs:readable (Results 1 – 25 of 73) sorted by relevance

123

/bsp/xuantie/libraries/xuantie_libraries/chip_riscv_dummy/src/drivers/
A Dspi.c83 if (spi->state.readable == 1U) { in dw_spi_dma_event_cb()
94 spi->state.readable = 1U; in dw_spi_dma_event_cb()
123 spi->state.readable = 1U; in csi_spi_init()
394 spi->state.readable = 0U; in csi_spi_receive()
405 spi->state.readable = 1U; in csi_spi_receive()
425 spi->state.readable = 0U; in csi_spi_receive_async()
428 spi->state.readable = 0U; in csi_spi_receive_async()
513 spi->state.readable = 0U; in csi_spi_send_receive()
527 spi->state.readable = 1U; in csi_spi_send_receive()
548 spi->state.readable = 0U; in csi_spi_send_receive_async()
[all …]
A Dadc.c51 adc->state.readable = 1U; in wj_adc_dma_event_cb()
128 adc->state.readable = 1U; in csi_adc_init()
177 if (adc->state.readable == 0U) { in csi_adc_start()
200 adc->state.readable = 1U; in csi_adc_stop()
324 if (adc->state.readable == 0U) { in csi_adc_start_async()
350 adc->state.readable = 1U; in csi_adc_stop_async()
A Dqspi.c19 qspi->state.readable = 1U; in csi_qspi_init()
185 if ((qspi->state.writeable == 0U) || (qspi->state.readable == 0U)) { in csi_qspi_send()
241 if ((qspi->state.writeable == 0U) || (qspi->state.readable == 0U)) { in csi_qspi_receive()
258 qspi->state.readable = 0U; in csi_qspi_receive()
283 qspi->state.readable = 1U; in csi_qspi_receive()
A Dcodec.c160 ch->state.readable = 0U; in csi_codec_output_open()
255 ch->state.readable = 0U; in csi_codec_output_close()
488 ch->state.readable = 0U; in csi_codec_input_open()
585 ch->state.readable = 0U; in csi_codec_input_close()
640 ch->state.readable = 1U; in csi_codec_input_start()
652 ch->state.readable = 0U; in csi_codec_input_stop()
A Diic.c126 iic->state.readable = 1U; in csi_iic_init()
150 iic->state.readable = 0U; in csi_iic_uninit()
461 if (iic->state.readable == 0U) { in iic_master_receive_intr()
467 iic->state.readable = 0U; in iic_master_receive_intr()
894 if (iic->state.readable == 0U) { in iic_slave_receive_intr()
900 iic->state.readable = 0U; in iic_slave_receive_intr()
926 iic->state.readable = 0U; in iic_slave_receive_dma()
A Di2s.c111 i2s->state.readable = 0U; in csi_i2s_init()
131 i2s->state.readable = 0U; in csi_i2s_uninit()
797 i2s->state.readable = 1U; in csi_i2s_receive_start()
833 i2s->state.readable = 0U; in csi_i2s_receive_stop()
A Duart.c79 uart->state.readable = 1U; in dw_uart_intr_recv_data()
121 uart->state.readable = 1U; in uart_intr_line_error()
445 uart->state.readable = 0U; in csi_uart_receive_async()
587 uart->state.readable = 1U; in dw_uart_dma_event_cb()
610 uart->state.readable = 1U; in dw_uart_dma_event_cb()
/bsp/stm32/stm32mp157a-st-discovery/board/ports/OpenAMP/open-amp/lib/virtio/
A Dvirtqueue.c107 int readable, int writable, void *cookie) in virtqueue_add_buffer() argument
115 needed = readable + writable; in virtqueue_add_buffer()
138 buf_list, readable, writable); in virtqueue_add_buffer()
407 struct virtqueue_buf *buf_list, int readable, in vq_ring_add_buffer() argument
416 needed = readable + writable; in vq_ring_add_buffer()
434 if (i >= readable) in vq_ring_add_buffer()
/bsp/stm32/stm32mp157a-st-ev1/board/ports/OpenAMP/open-amp/lib/virtio/
A Dvirtqueue.c107 int readable, int writable, void *cookie) in virtqueue_add_buffer() argument
115 needed = readable + writable; in virtqueue_add_buffer()
138 buf_list, readable, writable); in virtqueue_add_buffer()
407 struct virtqueue_buf *buf_list, int readable, in vq_ring_add_buffer() argument
416 needed = readable + writable; in vq_ring_add_buffer()
434 if (i >= readable) in vq_ring_add_buffer()
/bsp/xuantie/libraries/xuantie_libraries/csi/csi2/include/drv/
A Dcommon.h86 uint8_t readable; member
/bsp/stm32/stm32mp157a-st-discovery/board/ports/OpenAMP/open-amp/lib/include/openamp/
A Dvirtqueue.h191 int readable, int writable, void *cookie);
/bsp/stm32/stm32mp157a-st-ev1/board/ports/OpenAMP/open-amp/lib/include/openamp/
A Dvirtqueue.h191 int readable, int writable, void *cookie);
/bsp/Infineon/psoc6-cy8ckit-062S2-43012/
A DLICENSE18 "Source Code" means software in human-readable form.
112 disassemble or otherwise reduce the Software to human-readable form;
/bsp/Infineon/psoc6-evaluationkit-062S2/libs/TARGET_RTT-062S2/
A DEULA18 "Source Code" means software in human-readable form.
113 disassemble or otherwise reduce the Software to human-readable form;
/bsp/Infineon/psoc6-pioneerkit_modus/
A DLICENSE18 "Source Code" means software in human-readable form.
112 disassemble or otherwise reduce the Software to human-readable form;
/bsp/Infineon/psoc6-pioneerkit_modus/libs/TARGET_CY8CKIT-062-BLE/
A DEULA9 "Source Code" means software in human-readable form.
39 …reverse engineer, disassemble or otherwise reduce the Software to human-readable form; or (iv) use…
/bsp/Infineon/psoc6-pioneerkit_modus/libs/psoc6make/
A DEULA9 "Source Code" means software in human-readable form.
39 …reverse engineer, disassemble or otherwise reduce the Software to human-readable form; or (iv) use…
/bsp/Infineon/libraries/templates/PSOC62/
A DLICENSE18 "Source Code" means software in human-readable form.
112 disassemble or otherwise reduce the Software to human-readable form;
/bsp/Infineon/psoc6-cy8ckit-062-BLE/
A DLICENSE18 "Source Code" means software in human-readable form.
112 disassemble or otherwise reduce the Software to human-readable form;
/bsp/Infineon/psoc6-cy8ckit-062-WIFI-BT/
A DLICENSE18 "Source Code" means software in human-readable form.
112 disassemble or otherwise reduce the Software to human-readable form;
/bsp/Infineon/psoc6-cy8ckit-062-WIFI-BT/libs/TARGET_CY8CKIT-062-WIFI-BT/
A DEULA9 "Source Code" means software in human-readable form.
39 …reverse engineer, disassemble or otherwise reduce the Software to human-readable form; or (iv) use…
/bsp/Infineon/psoc6-cy8ckit-062S2-43012/libs/TARGET_CY8CKIT-062S2-43012/
A DEULA9 "Source Code" means software in human-readable form.
39 …reverse engineer, disassemble or otherwise reduce the Software to human-readable form; or (iv) use…
/bsp/Infineon/psoc6-cy8ckit-062s4/
A DLICENSE18 "Source Code" means software in human-readable form.
112 disassemble or otherwise reduce the Software to human-readable form;
/bsp/Infineon/psoc6-cy8ckit-062s4/libs/TARGET_CY8CKIT-062S4/
A DEULA9 "Source Code" means software in human-readable form.
39 …reverse engineer, disassemble or otherwise reduce the Software to human-readable form; or (iv) use…
/bsp/Infineon/psoc6-cy8cproto-062S3-4343W/
A DLICENSE18 "Source Code" means software in human-readable form.
112 disassemble or otherwise reduce the Software to human-readable form;

Completed in 43 milliseconds

123