Home
last modified time | relevance | path

Searched refs:rw (Results 1 – 25 of 296) sorted by relevance

12345678910>>...12

/bsp/allwinner/libraries/sunxi-hal/hal/test/spi/
A Dtest_spi.c53 char rw = 1; in cmd_test_spi() local
71 rw = TEST_READ; in cmd_test_spi()
74 rw = TEST_WRITE; in cmd_test_spi()
84 if (rw == TEST_READ) in cmd_test_spi()
91 else if (rw == TEST_WRITE) in cmd_test_spi()
/bsp/allwinner/libraries/sunxi-hal/hal/test/twi/
A Dtest_twi.c50 char reg_addr, reg_val = 0, rw = TEST_READ; in cmd_test_twi() local
73 rw = TEST_READ; in cmd_test_twi()
77 rw = TEST_WRITE; in cmd_test_twi()
88 if (rw == TEST_READ) in cmd_test_twi()
93 else if (rw == TEST_WRITE) in cmd_test_twi()
/bsp/renesas/rzn2l_rsk/script/
A Dfsp_xspi0_boot.icf524 rw code object startup.o,
525 rw code object system.o,
528 rw code object bsp_irq.o,
627 rw section HEAP,
628 rw section .stack*,
629 rw section .sys_stack,
630 rw section .svc_stack,
631 rw section .irq_stack,
632 rw section .fiq_stack,
633 rw section .und_stack,
[all …]
/bsp/renesas/rzt2m_rsk/script/
A Dfsp_xspi0_boot.icf553 rw code object startup.o,
554 rw code object system.o,
557 rw code object bsp_irq.o,
666 rw section HEAP,
667 rw section .stack*,
668 rw section .sys_stack,
669 rw section .svc_stack,
670 rw section .irq_stack,
671 rw section .fiq_stack,
672 rw section .und_stack,
[all …]
/bsp/renesas/rzn2l_etherkit/script/
A Dfsp_xspi0_boot.icf575 rw code object startup.o,
576 rw code object system.o,
579 rw code object bsp_irq.o,
678 rw section HEAP,
679 rw section .stack*,
680 rw section .sys_stack,
681 rw section .svc_stack,
682 rw section .irq_stack,
683 rw section .fiq_stack,
684 rw section .und_stack,
[all …]
/bsp/rx/
A Dlnkr5f562n8.icf14 initialize by copy { rw, ro section D, ro section D_1, ro section D_2 };
31 "RAM16":place in RAM_region16 { rw section .data16*,
32 rw section __DLIB_PERTHREAD };
35 "RAM24":place in RAM_region24 { rw section .data24* };
41 "RAM32":place in RAM_region32 { rw,
/bsp/ESP32_C3/
A Desp32c3.gpb8 mem 0x3ff00000 0x3fffffff rw
10 mem 0x40100000 0x4013ffff rw cache
12 mem 0x60000000 0x60001fff rw
/bsp/stm32/stm32l4r5-st-nucleo/
A DREADME.md108 RAM1 (rw) : ORIGIN = 0x20000000, LENGTH = 192k /* 192K sram 用于程序定义全局变量 静态变量存放*/
109 RAM2 (rw) : ORIGIN = 0x10000000, LENGTH = 64k /* 64K sram 暂未使用 */
110 RAM3 (rw) : ORIGIN = 0x20040000, LENGTH = 384k /* 384K sram 用于heap空间*/
/bsp/stm32/stm32l4r9-st-eval/
A DREADME.md112 RAM1 (rw) : ORIGIN = 0x20000000, LENGTH = 192k /* 192K sram 用于程序定义全局变量 静态变量存放*/
113 RAM2 (rw) : ORIGIN = 0x10000000, LENGTH = 64k /* 64K sram 用于程序定义全局变量 静态变量存放 */
114 RAM3 (rw) : ORIGIN = 0x20040000, LENGTH = 384k /* 384K sram 用于heap空间*/
/bsp/stm32/stm32h7s7-st-disco/board/linker_scripts/
A Dlink.lds9 RAM (rw) : ORIGIN =0x24000000,LENGTH =456k
10 RxDecripSection (rw) : ORIGIN =0x30040000,LENGTH =32k
11 TxDecripSection (rw) : ORIGIN =0x30040060,LENGTH =32k
12 RxArraySection (rw) : ORIGIN =0x30040200,LENGTH =32k
/bsp/stm32/stm32h750-artpi/board/linker_scripts/
A Dlink.lds9 RAM (rw) : ORIGIN =0x24000000,LENGTH =512k
10 RxDecripSection (rw) : ORIGIN =0x30040000,LENGTH =32k
11 TxDecripSection (rw) : ORIGIN =0x30040060,LENGTH =32k
12 RxArraySection (rw) : ORIGIN =0x30040200,LENGTH =32k
/bsp/stm32/stm32l4r5-st-nucleo/board/linker_scripts/
A Dlink.lds9 RAM1 (rw) : ORIGIN = 0x20000000, LENGTH = 192k /* 192K sram */
10 RAM2 (rw) : ORIGIN = 0x20040000, LENGTH = 384k /* 384K sram */
11 RAM3 (rw) : ORIGIN = 0x10000000, LENGTH = 64k /* 64K sram */
/bsp/stm32/stm32l4r9-st-eval/board/linker_scripts/
A Dlink.lds9 RAM1 (rw) : ORIGIN = 0x20000000, LENGTH = 192k /* 192K sram */
10 RAM2 (rw) : ORIGIN = 0x20040000, LENGTH = 384k /* 384K sram */
11 RAM3 (rw) : ORIGIN = 0x10000000, LENGTH = 64k /* 64K sram */
/bsp/stm32/stm32f407-atk-explorer/board/linker_scripts/
A Dlink.lds11 RAM1 (rw) : ORIGIN = 0x20000000, LENGTH = 128k /* 128K sram */
12 RAM2 (rw) : ORIGIN = 0x10000000, LENGTH = 64k /* 64K sram */
13 MCUlcdgrambysram (rw) : ORIGIN =0x68000000, LENGTH = 1024k
/bsp/stm32/stm32f407-fk407m2-zgt6/board/linker_scripts/
A Dlink.lds11 RAM1 (rw) : ORIGIN = 0x20000000, LENGTH = 128k /* 128K sram */
12 RAM2 (rw) : ORIGIN = 0x10000000, LENGTH = 64k /* 64K sram */
13 MCUlcdgrambysram (rw) : ORIGIN =0x68000000, LENGTH = 1024k
/bsp/m16c62p/
A Dm16c62p.ld3 ram (rw) : o = 0x0000400, l = 31k
6 xram(rw) : o = 0x00028000, l = 4k
/bsp/efm32/EFM32GG_DK3750/
A Ddvk_spi.c123 static uint16_t SPI_BC_Access(uint8_t addr, uint8_t rw, uint16_t data) in SPI_BC_Access() argument
131 USART_Tx(USART_USED, (addr & 0x3) | rw << 3); in SPI_BC_Access()
/bsp/ht32/libraries/HT32_STD_1xxxx_FWLib/library/HT32F1xxxx_Driver/src/
A Dht32f1xxxx_flash.c338 uData = rw(uAddress); in FLASH_ErasePage()
353 } while (rw(uAddress - 4) != 0xFFFFFFFF); in FLASH_ErasePage()
420 } while (rw(Address) == 0xFFFFFFFF); in FLASH_ProgramWordData()
/bsp/stm32/stm32f407-lckfb-skystar/board/linker_scripts/
A Dlink.lds11 RAM1 (rw) : ORIGIN = 0x20000000, LENGTH = 128k /* 128K sram */
12 RAM2 (rw) : ORIGIN = 0x10000000, LENGTH = 64k /* 64K sram */
13 MCUlcdgrambysram (rw) : ORIGIN = 0x68000000, LENGTH = 512k
/bsp/stm32/stm32f407-rt-spark/board/linker_scripts/
A Dlink.lds11 RAM1 (rw) : ORIGIN = 0x20000000, LENGTH = 128k /* 128K sram */
12 RAM2 (rw) : ORIGIN = 0x10000000, LENGTH = 64k /* 64K sram */
13 MCUlcdgrambysram (rw) : ORIGIN = 0x68000000, LENGTH = 1024k
/bsp/sam7x/
A Dsam7x_rom.ld6 /* DATA (rw) : ORIGIN = 0x00200000, LENGTH = 0x00010000 */
7 DATA (rw) : ORIGIN = 0x00203000, LENGTH = 0x0000D000
/bsp/efm32/EFM32_Gxxx_DK/
A Ddvk_spi.c154 static uint16_t spiAccess(uint8_t spiaddr, uint8_t rw, uint16_t spidata) in spiAccess() argument
163 USART_Tx(USART_USED, (spiaddr & 0x3) | rw << 3); in spiAccess()
/bsp/nxp/lpc/lpc43xx/M0/
A Drtthread-lpc43xx.ld10 DATA (rw) : ORIGIN = 0x10080000, LENGTH = 0x00008000
11 AHBRAM (rw) : ORIGIN = 0x20000000, LENGTH = 0x00010000
/bsp/nxp/lpc/lpc43xx/M4/
A Drtthread-lpc43xx.ld11 DATA (rw) : ORIGIN = 0x10000000, LENGTH = 0x00008000
12 AHBRAM (rw) : ORIGIN = 0x20000000, LENGTH = 0x00010000
/bsp/stm32/stm32f407-st-discovery/board/linker_scripts/
A Dlink.lds10 RAM1 (rw) : ORIGIN = 0x20000000, LENGTH = 128k /* 128K sram */
11 RAM2 (rw) : ORIGIN = 0x10000000, LENGTH = 64k /* 64K sram */

Completed in 66 milliseconds

12345678910>>...12