Home
last modified time | relevance | path

Searched refs:secondary (Results 1 – 25 of 27) sorted by relevance

12

/bsp/cvitek/c906_little/board/
A Dstart.S26 bne a0, a1, secondary
127 secondary: label
130 j secondary
/bsp/allwinner/libraries/libos/include/
A Dinterrupt.h142 struct irqaction *secondary; member
/bsp/renesas/rzt2m_rsk/script/
A Dfsp_xspi0_boot.ld136 .secondary SECONDARY_START : AT (SECONDARY_START)
139 KEEP(*(.secondary))
/bsp/Infineon/psoc6-cy8ckit-062s4/libs/TARGET_CY8CKIT-062S4/
A DREADME.md15 …x-M4 as the primary application processor and a 100-MHz Arm Cortex-M0+ as the secondary processor.
/bsp/Infineon/psoc6-evaluationkit-062S2/libs/TARGET_RTT-062S2/
A DREADME.md17 …the primary application processor and a 100-MHz Arm® Cortex®-M0+ as the secondary processor for lo…
/bsp/Infineon/psoc6-cy8ckit-062S2-43012/libs/TARGET_CY8CKIT-062S2-43012/
A DREADME.md17 …s the primary application processor and a 100-MHz Arm Cortex-M0+ as the secondary processor for lo…
/bsp/Infineon/psoc6-cy8cproto-062S3-4343W/libs/TARGET_CY8CPROTO-062S3-4343W/
A DREADME.md17 …s the primary application processor and a 100-MHz Arm Cortex-M0+ as the secondary processor for lo…
/bsp/Infineon/libraries/templates/PSOC62/libs/TARGET_CY8CKIT-062S2-43012/
A DREADME.md17 …s the primary application processor and a 100-MHz Arm Cortex-M0+ as the secondary processor for lo…
/bsp/nxp/lpc/lpc55sxx/lpc55s69_nxp_evk/board/linker_scripts/
A DLPC55S69_cm33_core0_flash.ld50 /* section for storing the secondary core image */
/bsp/nxp/lpc/lpc55sxx/Libraries/template/lpc55s6xxxx/board/linker_scripts/
A DLPC55S69_cm33_core0_flash.ld49 /* section for storing the secondary core image */
/bsp/nxp/mcx/mcxn/frdm-mcxn947/board/linker_scripts/
A DMCXN947_cm33_core0_flash.ld55 /* section for storing the secondary core image */
/bsp/nxp/lpc/lpc54114-lite/drivers/linker_scripts/
A Dlink.lds71 /* section for storing the secondary core image */
/bsp/renesas/ra4m2-eco/script/
A Dfsp.scat7 ; Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.
/bsp/renesas/ra6m3-hmi-board/script/
A Dfsp.scat7 ; Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.
A Dfsp.ld7 /* Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.*/
/bsp/renesas/ra4e2-eco/script/
A Dfsp.scat7 ; Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.
/bsp/renesas/ra6e2-fpb/script/
A Dfsp.scat7 ; Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.
/bsp/renesas/ra8d1-ek/script/
A Dfsp.scat7 ; Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.
A Dfsp.ld7 /* Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.*/
/bsp/renesas/ra8m1-ek/script/
A Dfsp.scat7 ; Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.
A Dfsp.ld7 /* Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.*/
/bsp/renesas/ra8d1-vision-board/script/
A Dfsp.scat7 ; Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.
A Dfsp.ld7 /* Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.*/
/bsp/renesas/ra6m3-ek/script/
A Dfsp.ld7 /* Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.*/
/bsp/renesas/ebf_qi_min_6m5/script/
A Dfsp.ld7 /* Uncomment and set XIP_SECONDARY_SLOT_IMAGE to 1 below for the secondary XIP application image.*/

Completed in 76 milliseconds

12