Home
last modified time | relevance | path

Searched refs:sym_ctl (Results 1 – 3 of 3) sorted by relevance

/bsp/allwinner/libraries/sunxi-hal/hal/source/ce/
A Dhal_ce.c143 task->sym_ctl |= select << CE_SYM_CTL_KEY_SELECT_SHIFT; in hal_ce_keyselect_set()
164 task->sym_ctl |= (type << CE_SYM_CTL_KEY_SIZE_SHIFT); in hal_ce_keysize_set()
278 task->sym_ctl |= size << CE_SYM_CTL_CTR_SIZE_SHIFT; in hal_ce_cntsize_set()
289 task->sym_ctl |= CE_SYM_CTL_AES_CTS_LAST; in hal_ce_cts_last()
296 task->sym_ctl |= CE_SYM_CTL_AES_XTS_FIRST; in hal_ce_xts_first()
301 task->sym_ctl |= CE_SYM_CTL_AES_XTS_LAST; in hal_ce_xts_last()
316 task->sym_ctl |= mode << CE_SYM_CTL_OP_MODE_SHIFT; in hal_ce_aes_mode_set()
344 task->sym_ctl |= val << CE_SYM_CTL_CFB_WIDTH_SHIFT; in hal_ce_cfb_bitwidth_set()
A Dce_common.h103 uint32_t sym_ctl; member
A Dce_common.c82 CE_DBG("task->sym_ctl = 0x%lx\n", task->sym_ctl); in ce_print_task_info()
271 if ((task->sym_ctl & 0xF00) == (CE_AES_MODE_CTS << CE_SYM_CTL_OP_MODE_SHIFT)) in ce_aes_start()

Completed in 6 milliseconds