Home
last modified time | relevance | path

Searched refs:sync (Results 1 – 25 of 38) sorted by relevance

12

/bsp/simulator/SDL2/include/
A DSDL_egl.h837 typedef EGLBoolean (EGLAPIENTRYP PFNEGLDESTROYSYNCPROC) (EGLDisplay dpy, EGLSync sync);
848 EGLAPI EGLBoolean EGLAPIENTRY eglDestroySync (EGLDisplay dpy, EGLSync sync);
856 EGLAPI EGLBoolean EGLAPIENTRY eglWaitSync (EGLDisplay dpy, EGLSync sync, EGLint flags);
1005 EGLAPI EGLBoolean EGLAPIENTRY eglDestroySyncKHR (EGLDisplay dpy, EGLSyncKHR sync);
1403 EGLAPI EGLint EGLAPIENTRY eglDupNativeFenceFDANDROID (EGLDisplay dpy, EGLSyncKHR sync);
2267 typedef EGLBoolean (EGLAPIENTRYP PFNEGLDESTROYSYNCNVPROC) (EGLSyncNV sync);
2268 typedef EGLBoolean (EGLAPIENTRYP PFNEGLFENCENVPROC) (EGLSyncNV sync);
2270 typedef EGLBoolean (EGLAPIENTRYP PFNEGLSIGNALSYNCNVPROC) (EGLSyncNV sync, EGLenum mode);
2274 EGLAPI EGLBoolean EGLAPIENTRY eglDestroySyncNV (EGLSyncNV sync);
2275 EGLAPI EGLBoolean EGLAPIENTRY eglFenceNV (EGLSyncNV sync);
[all …]
/bsp/simulator/pcap/Include/
A DWin32-Extensions.h91 u_int pcap_sendqueue_transmit(pcap_t *p, pcap_send_queue* queue, int sync);
101 int pcap_live_dump_ended(pcap_t *p, int sync);
A DPacket32.h343 BOOLEAN PacketIsDumpEnded(LPADAPTER AdapterObject, BOOLEAN sync);
/bsp/hpmicro/libraries/hpm_sdk/drivers/inc/
A Dhpm_trgm_drv.h49 bool sync; /**< Sync with TRGM clock */ member
199 | TRGM_FILTCFG_SYNCEN_SET(filter->sync); in trgm_input_filter_config()
/bsp/hpmicro/libraries/hpm_sdk/drivers/src/
A Dhpm_qeiv2_drv.c120 …_x, qeiv2_filter_phase_t phase, bool outinv, qeiv2_filter_mode_t mode, bool sync, uint32_t filtlen) in qeiv2_config_filter() argument
138 …V_SET(outinv) | QEIV2_FILT_CFG_MODE_SET(mode) | QEIV2_FILT_CFG_SYNCEN_SET(sync) | QEIV2_FILT_CFG_F… in qeiv2_config_filter()
/bsp/nxp/imx/imx6ull-smart/
A Demmc.sh7 sudo sync
/bsp/efm32/Libraries/emlib/src/
A Dem_usart.c711 enable = init->sync.enable; in USART_InitI2s()
712 init->sync.enable = usartDisable; in USART_InitI2s()
715 USART_InitSync(usart, &init->sync); in USART_InitI2s()
A Dem_cmu.c940 uint32_t sync = 0; in CMU_ClockEnable() local
959 sync = CMU_SYNCBUSY_LFACLKEN0; in CMU_ClockEnable()
964 sync = CMU_SYNCBUSY_LFBCLKEN0; in CMU_ClockEnable()
980 if (sync) in CMU_ClockEnable()
982 CMU_Sync(sync); in CMU_ClockEnable()
A Dem_timer.c158 (init->sync ? TIMER_CTRL_SYNC : 0); in TIMER_Init()
/bsp/allwinner/libraries/sunxi-hal/hal/source/disp2/disp/de/
A Ddisp_manager.c37 bool sync; member
1266 static s32 disp_mgr_sync(struct disp_manager *mgr, bool sync) in disp_mgr_sync() argument
1283 mgrp->sync = sync; in disp_mgr_sync()
1284 if (!mgrp->sync) in disp_mgr_sync()
1314 if (enhance && enhance->sync) in disp_mgr_sync()
1315 enhance->sync(enhance); in disp_mgr_sync()
1318 if (smbl && smbl->sync) in disp_mgr_sync()
1319 smbl->sync(smbl); in disp_mgr_sync()
1322 if (cptr && cptr->sync) in disp_mgr_sync()
1323 cptr->sync(cptr); in disp_mgr_sync()
[all …]
A Dinclude.h767 int sync; /* 1: sync width bootloader */ member
1069 s32 (*sync)(struct disp_manager *mgr, bool sync); member
1153 s32 (*sync)(struct disp_smbl *smbl); member
1194 s32 (*sync)(struct disp_enhance *enhance); member
1244 s32 (*sync)(struct disp_capture *cptr); member
A Ddisp_display.c451 if ((para->boot_info.sync == 1) in disp_init_connections()
471 } else if (para->boot_info.sync == 0) { in disp_init_connections()
568 if ((para->boot_info.sync == 1) in bsp_disp_sync_with_hw()
703 static s32 disp_sync_all(u32 disp, bool sync) in disp_sync_all() argument
713 if (mgr->sync) in disp_sync_all()
714 mgr->sync(mgr, sync); in disp_sync_all()
/bsp/core-v-mcu/core-v-cv32e40p/
A Dreadme.md54 …lct-qemu at plct-corev-upstream-sync-dma (github.com)](https://github.com/plctlab/plct-qemu/tree/p…
/bsp/allwinner/libraries/sunxi-hal/hal/source/spinor/
A DKconfig64 sync() is called only immediately after data that affects filesystem
66 2. contecting to sync()/fsync() for user in case of user codes writing
A Dhal_spinor.c186 norblk.sync = nor_cache_sync; in nor_blkpart_init()
191 norblk.sync = NULL; in nor_blkpart_init()
/bsp/Infineon/psoc6-pioneerkit_modus/libs/psoc6make/make/scripts/vscode/
A Dlaunch.json29 // Following two commands are needed to get gdb and openocd and HW all in sync.
/bsp/efm32/Libraries/emlib/inc/
A Dem_ebi.h683 __STATIC_INLINE void EBI_TFTFBTriggerSet(EBI_TFTFrameBufTrigger_TypeDef sync) in EBI_TFTFBTriggerSet() argument
685 EBI->TFTCTRL = ((EBI->TFTCTRL & ~_EBI_TFTCTRL_FBCTRIG_MASK)|sync); in EBI_TFTFBTriggerSet()
A Dem_timer.h243 bool sync; member
A Dem_usart.h437 USART_InitSync_TypeDef sync; member
/bsp/ht32/libraries/HT32_STD_1xxxx_FWLib/
A DRelease_Notes.txt140 + Update and sync "ht32f1xxxx_conf.h", modify related define of UxARTn retarget port.
184 + Update and sync system.c files.
204 + Update following I2C example. (sync. with M0+)
312 + Update and sync create project related files ("_ProjectConfig.bat"、"_ProjectConfig.ini").
507 + Update and sync startup.s/system.c files.
696 + Update and sync "ht32f1xxxx_conf.h".
697 + Update and sync "HT32F1xxxx_01_DebugSupport.ini".
732 + Update/sync startup.s/system.c files.
733 + Update/sync "HT32F1xxxx_01_DebugSupport.ini".
734 + Update/sync "ht32_op.s" and "ht32_op.c".
[all …]
/bsp/qemu-vexpress-a9/drivers/audio/
A Ddrv_pl041.h186 volatile rt_uint32_t sync; /* 0x080 */ member
/bsp/efm32/
A Ddrv_timer.c296 init.sync = false; in rt_hw_timer_unit_init()
/bsp/hpmicro/libraries/hpm_sdk/components/usb/host/
A Dhpm_usb_host.h222 uint8_t sync : 2; member
/bsp/ht32/libraries/HT32_STD_5xxxx_FWLib/
A DRelease_Notes.txt506 + Update and sync startup.s/system.c files.
519 + Update and sync "ht32f5xxxx_conf.h", modify related define of UxARTn retarget port.
612 + Update and sync startup.s/system.c files.
674 + Update and sync startup.s/system.c files.
713 + Update and sync startup.s/system.c files.
1075 + Update and sync startup.s/system.c files.
1462 + Update and sync "ht32f5xxxx_conf.h".
1488 + Update/sync startup.s/system.c files, fix PLL range and content errors.
1490 + Update/sync "ht32_op.s" and "ht32_op.c".
1495 + Update/sync "FlashMacro.mac".
[all …]
/bsp/CME_M7/CMSIS/CME_M7/startup/arm/
A Dstartup_cmem7.s113 DCD DDRC_LANE_SYNC_IRQHandler ; DDRC lane sync

Completed in 72 milliseconds

12